Received: by 2002:a05:6358:700f:b0:131:369:b2a3 with SMTP id 15csp1182845rwo; Wed, 2 Aug 2023 09:53:39 -0700 (PDT) X-Google-Smtp-Source: APBJJlFhFNOW45IYkM8+dm71aLULGL4Ig2STTtycXTNLJSdq+bFmh7r83h6Uow/TYA0WZLJ1I7Zl X-Received: by 2002:a05:6402:3507:b0:51e:5aac:6bad with SMTP id b7-20020a056402350700b0051e5aac6badmr7847867edd.11.1690995219039; Wed, 02 Aug 2023 09:53:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690995219; cv=none; d=google.com; s=arc-20160816; b=OAUDVNTaSNMjxg+ahXJjrzTEpyr6ZFOkuFhcbhgbxNzs7goYCHr4WhzrYfNqcuLVuR lLQPmehz8ut4Gi7AndTAmFGGsWIEY7CM331m8tvjMvTCBWL2ZhxeBGdobfycMGwc1bn6 Rzs0XWTbsinnNSpET34KhsTF5cAvgQRPEeVpq/S/bJ5Re/4naCbN0ilHJa6RIcg7Elds Lwvg88WRMvP/v7DpxNMau3adSbVjb72RCsmLZ3ATZMPCiqIlmp1KeNZK7D+Ohi26tyjD Bi1hQYbUR3erhwSTFtO20FsSICnHSCLR3v4ulp16sKxqIQJgFqe5VfOOGvmx48SyAtWE 73wg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:user-agent :content-transfer-encoding:references:in-reply-to:date:cc:to:from :subject:message-id:dkim-signature; bh=kYt/Og8p2momDhgHcuYS5iX+cpuUqKiX9hwxMzS4blc=; fh=vHsYAv2Cys452JEn6WNBethTwh/vGh9zXlyz6JNQRa4=; b=KvHN5mdiIHLvYXoKm8FKnd/Fb2aCCfYtaR3Jnkd9dExGZ+lOuI0HBt9E+ht7CcVxKT XNNzJoMGIF1yidGy2Nyhp09cLaYpRLYdFOm7ZiszAOcKG4o52X53si2PIjRjMc9OwdiZ 1ydPY0KMp8m3lUCCKdLkt7vCyQCXVI+R/C47HuD35vm0Uvhj+LjQOIJOSojCUkuhJt/B 0rZNIRcDRtyzDjzRr8R6GDS5rsw349//kQGw19vWIQYCVFm3ci67Jo/CX0k1SbIrDFo5 KeWWJD00pFIcKlU8jHgMxf9QmX5ORe/utNFYEq/OyhVpTBLw5vmgEplgpYmlilAth1lV F7NA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ndufresne-ca.20221208.gappssmtp.com header.s=20221208 header.b=Xi+WBCiz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t9-20020a05640203c900b00522c866638csi5614629edw.455.2023.08.02.09.53.14; Wed, 02 Aug 2023 09:53:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ndufresne-ca.20221208.gappssmtp.com header.s=20221208 header.b=Xi+WBCiz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234372AbjHBO7o (ORCPT + 99 others); Wed, 2 Aug 2023 10:59:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52560 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233762AbjHBO7n (ORCPT ); Wed, 2 Aug 2023 10:59:43 -0400 Received: from mail-qt1-x830.google.com (mail-qt1-x830.google.com [IPv6:2607:f8b0:4864:20::830]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6B6941FD6 for ; Wed, 2 Aug 2023 07:59:41 -0700 (PDT) Received: by mail-qt1-x830.google.com with SMTP id d75a77b69052e-40fd2de0ddcso14869911cf.2 for ; Wed, 02 Aug 2023 07:59:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ndufresne-ca.20221208.gappssmtp.com; s=20221208; t=1690988380; x=1691593180; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:from:to:cc:subject :date:message-id:reply-to; bh=kYt/Og8p2momDhgHcuYS5iX+cpuUqKiX9hwxMzS4blc=; b=Xi+WBCiziQ3cHF88fwmCmkWvQI4yv33QxIjWVB51ktnlyBEAsL28b4oQ1BUdZaK+JF nYbXVEI1IGoSZKvYjJDrZnj+uDpTze3WdybGoiBgC83QaiCL/YWh2RlxRCdkgOzvXCaz VEgvXPDbTkYrVUc6FvsfNSIvLofL7CMKqg4yzMLGxjx50ssakplERt+G1CwdMJlGbbta XnndwNq881nOEH5sWbRYEzqVPQkzQe7rXBdTcvanlWM0NOLfGm+FhYwQfUZF5OA25rf5 UfVpGn3qACVSexIk5541LPj2bx9+EoBerbxih3qj+iuXzCrRoxWS7cKgnwY25ARbwrWD kbnA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1690988380; x=1691593180; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=kYt/Og8p2momDhgHcuYS5iX+cpuUqKiX9hwxMzS4blc=; b=c6oRev9PbsAAk4+6Tr8IlztFyhZJ5+qLj2ZkxQ+Fao38MwcnDrrIPnrByLh17WXpVL aopXLzlLxvXFjV3KQ3Y88aPP8ifthgLYpyzPEPUcvb1wuXh56YGCJoFKdJyQTZLSoygL IyZOAPVJd3qsPmVSHi5Wgg6WG9BXxYEzRLz1hs+VaA1EClG1jbY8+sgRHXzMUi2FD5D5 8z9tuOZyN/1CnFIk4DVLBqdPac9M6GxoKasidg9NJ+IwK5dutTRiII+RDXKkccfj73qQ zpsE/bHbZPBtGiWao1BmGMxE79iBTAJ+kWTXxvBxzvtdjsd7XLPaWE7o0euGMqG3omMC B+Kg== X-Gm-Message-State: ABy/qLZOL9BshULeXC58KSPgquZ3i3cC+PzRXELqECF2T74ST0rR4ZRJ nHS5YsgmPvl5V7QYWlie2E67eg== X-Received: by 2002:a05:622a:1786:b0:403:aa49:606e with SMTP id s6-20020a05622a178600b00403aa49606emr21938733qtk.30.1690988380513; Wed, 02 Aug 2023 07:59:40 -0700 (PDT) Received: from nicolas-tpx395.localdomain ([2606:6d00:10:2688::7a9]) by smtp.gmail.com with ESMTPSA id z1-20020ac83e01000000b003e3918f350dsm5438001qtf.25.2023.08.02.07.59.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Aug 2023 07:59:40 -0700 (PDT) Message-ID: <95eb0ff22da269ad6df5685aee6fa8d4ad0ca738.camel@ndufresne.ca> Subject: Re: [v2] media: mediatek: vcodec: fix AV1 decode fail for 36bit iova From: Nicolas Dufresne To: Xiaoyong Lu , Yunfei Dong , Alexandre Courbot , Hans Verkuil , AngeloGioacchino Del Regno , Benjamin Gaignard , Tiffany Lin , Andrew-CT Chen , Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Tomasz Figa Cc: George Sun , Hsin-Yi Wang , Fritz Koenig , Daniel Vetter , dri-devel , Irui Wang , Steve Cho , linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Project_Global_Chrome_Upstream_Group@mediatek.com Date: Wed, 02 Aug 2023 10:59:39 -0400 In-Reply-To: <20230704015135.31850-1-xiaoyong.lu@mediatek.com> References: <20230704015135.31850-1-xiaoyong.lu@mediatek.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.48.4 (3.48.4-1.fc38) MIME-Version: 1.0 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Le mardi 04 juillet 2023 =C3=A0 09:51 +0800, Xiaoyong Lu a =C3=A9crit=C2=A0= : > Fix av1 decode fail when iova is 36bit. I'd change the subject to "media: mediatek: vcodec: fix AV1 decoding on MT8= 188" And rephrase this one to: Fix AV1 decoding failure when the iova is 36bit. >=20 > Decoder hardware will access incorrect iova address when tile buffer is > 36bit, it will lead to iommu fault when hardware access dram data. Suggest to rephrase this: Before this fix, the decoder was accessing incorrect addresses with 36bi= t iova tile buffer, leading to iommu faults. >=20 > Fixes: 2f5d0aef37c6 ("media: mediatek: vcodec: support stateless AV1 deco= der") > Signed-off-by: Xiaoyong Lu With some rework of the commit message, see my suggestions above: Reviewed-by: Nicolas Dufresne > --- > Changes from v1 >=20 > - prefer '|' rather than '+' > - prefer '&' rather than shift operation > - add comments for address operations >=20 > v1: > - VDEC HW can access tile buffer and decode normally. > - Test ok by mt8195 32bit and mt8188 36bit iova. >=20 > --- > .../mediatek/vcodec/vdec/vdec_av1_req_lat_if.c | 12 ++++++++---- > 1 file changed, 8 insertions(+), 4 deletions(-) >=20 > diff --git a/drivers/media/platform/mediatek/vcodec/vdec/vdec_av1_req_lat= _if.c b/drivers/media/platform/mediatek/vcodec/vdec/vdec_av1_req_lat_if.c > index 404a1a23fd402..e9f2393f6a883 100644 > --- a/drivers/media/platform/mediatek/vcodec/vdec/vdec_av1_req_lat_if.c > +++ b/drivers/media/platform/mediatek/vcodec/vdec/vdec_av1_req_lat_if.c > @@ -1658,9 +1658,9 @@ static void vdec_av1_slice_setup_tile_buffer(struct= vdec_av1_slice_instance *ins > u32 allow_update_cdf =3D 0; > u32 sb_boundary_x_m1 =3D 0, sb_boundary_y_m1 =3D 0; > int tile_info_base; > - u32 tile_buf_pa; > + u64 tile_buf_pa; > u32 *tile_info_buf =3D instance->tile.va; > - u32 pa =3D (u32)bs->dma_addr; > + u64 pa =3D (u64)bs->dma_addr; > =20 > if (uh->disable_cdf_update =3D=3D 0) > allow_update_cdf =3D 1; > @@ -1673,8 +1673,12 @@ static void vdec_av1_slice_setup_tile_buffer(struc= t vdec_av1_slice_instance *ins > tile_info_buf[tile_info_base + 0] =3D (tile_group->tile_size[tile_num]= << 3); > tile_buf_pa =3D pa + tile_group->tile_start_offset[tile_num]; > =20 > - tile_info_buf[tile_info_base + 1] =3D (tile_buf_pa >> 4) << 4; > - tile_info_buf[tile_info_base + 2] =3D (tile_buf_pa % 16) << 3; > + /* save av1 tile high 4bits(bit 32-35) address in lower 4 bits positio= n > + * and clear original for hw requirement. > + */ > + tile_info_buf[tile_info_base + 1] =3D (tile_buf_pa & 0xFFFFFFF0ull) | > + ((tile_buf_pa & 0xF00000000ull) >> 32); > + tile_info_buf[tile_info_base + 2] =3D (tile_buf_pa & 0xFull) << 3; > =20 > sb_boundary_x_m1 =3D > (tile->mi_col_starts[tile_col + 1] - tile->mi_col_starts[tile_col] - = 1) &