Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <44468675-f091-852e-ef83-661ffdd2e469@ti.com>
Date:   Thu, 3 Aug 2023 16:43:37 +0530
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.11.0
Subject: Re: [PATCH v4 2/6] arm64: dts: ti: k3-j721s2-som-p0: Add TP6594
 family PMICs
Content-Language: en-US
To:     "Kumar, Udit" <u-kumar1@ti.com>,
        Esteban Blanc <eblanc@baylibre.com>,
        "Menon, Nishanth" <nm@ti.com>,
        "Raghavendra, Vignesh" <vigneshr@ti.com>,
        "kristo@kernel.org" <kristo@kernel.org>,
        "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "krzysztof.kozlowski+dt@linaro.org" 
        <krzysztof.kozlowski+dt@linaro.org>
CC:     "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "jneanne@baylibre.com" <jneanne@baylibre.com>,
        "aseketeli@baylibre.com" <aseketeli@baylibre.com>,
        "jpanis@baylibre.com" <jpanis@baylibre.com>
References: <20230727130908.10656-1-eblanc@baylibre.com>
 <20230727130908.10656-3-eblanc@baylibre.com>
 <e9f9ebf13ee640daabd54a730e286193@ti.com>
From:   Vaishnav Achath <vaishnav.a@ti.com>
In-Reply-To: <e9f9ebf13ee640daabd54a730e286193@ti.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
Precedence: bulk


On 03/08/23 16:01, Kumar, Udit wrote:
> Hi Esteban
> 

Hi Esteban, Udit,

>> [...]
>> Signed-off-by: Esteban Blanc <eblanc@baylibre.com>
>> ---
>> arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi | 199 +++++++++++++++++++
>> 1 file changed, 199 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi
>> b/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi
>> index d57dd43da0ef..5348aafe3277 100644
>> --- a/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi
>> +++ b/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi
>> @@ -61,6 +61,15 @@ J721S2_WKUP_IOPAD(0x004, PIN_INPUT, 0) /* (E20)
>> MCU_OSPI0_LBCLKO */
>> 	};
>> };
>>
>> +&wkup_pmx1 {
>> +	pmic_irq_pins_default: pmic-irq-pins-default {
>> +		pinctrl-single,pins = <
>> +			/* (C21) MCU_OSPI1_CSn1.WKUP_GPIO0_39 */
>> +			J721S2_WKUP_IOPAD(0x28, PIN_INPUT, 7)
>> +		>;
> 
> I see, this pin is getting shared with OSPI-1 .
> I think either OSPI or PMIC could be functional at one time ? 
> 

OSPI CS1 is not being used, so the corresponding entry under OSPI1 can be removed.

Thanks and Regards,
Vaishnav

>> +	};
>> +};
>> +
>>  [...]
>