Received: by 2002:a05:6359:6284:b0:131:369:b2a3 with SMTP id se4csp3239959rwb; Mon, 7 Aug 2023 10:11:37 -0700 (PDT) X-Google-Smtp-Source: AGHT+IExrm7Y/tzO2Jy+PpkcnydWurDCzyfVPRqYH70qMkjRJbljuo94vAwPbcePprgzJxKI29xe X-Received: by 2002:a05:6a00:804:b0:686:bd88:605e with SMTP id m4-20020a056a00080400b00686bd88605emr9602358pfk.11.1691428297582; Mon, 07 Aug 2023 10:11:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691428297; cv=none; d=google.com; s=arc-20160816; b=vFDU9qSQxRPxFnKHr4vXc5vNwHZpTiT4hTIEJffrx+JvWrZi+/UgqIG6+HcIdLaNbN bbFe4owPOfwJsLXhsDkm8Aid2MKgIoY6+eX73QJT7vITZvU71r+cHoEzqdPMMyUIrn61 q/A9gPIaPB9mftlJClKhHzQTmCr7wGkS7V2GgCbrrp9Nl4GTs+jTxIX8Ve6u5/3ufRNn PemlHDJFIJAZKelJS68YtIXcTdGJhJITzO+vp1WdaXL1Cez7rDs/c28IarG4lxtWcmVq uerTP0MnAX/8K6Ss8U9VuMd6XqmJTLBt1KTMpY28oZxN9s2yuZg0NJq+2xLtRxyEr0oi QftQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=Y7txj5Wr6ROoQTJqcbxYmhrpGic354WJ+C4sk8T5K6w=; fh=t+hei0m6FWvWE3h8ROlSj5pw/xTY3yBXufxuldTsP1A=; b=UO44Y4JAgypwdl52Zp2HclqlqLjfzIgCtK2mIl4yYWfFfSOxGg4HyZkYpdM+srxLs9 kgwfgHVA4jqbRIBsoklSF8fnLgoQo3VT83TtKTdTiCFjCaN+5x4uJLn/90eCpwoGWFXU fWnghkXKVOtU/m+hATF6zfc105FGkW2iAysEXhMtZg7yUrEK187AUaQMzw5zciSln/bo KM4/aMwRrOBrbz9kL4HE1D3O0fT0b0cmd4WrzhQthnXHCE8yFM2K/tSxp7CVtR82hCNm QxMBCPOoIaXTkAP1BoCW8v0Tnp4tw1830j/jX3TRedlY2AXJSCXl+ry9zNsDfXgYf3qJ KSFQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20221208 header.b=dbEAIOEB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y5-20020a056a00180500b006785d3c33b6si6078581pfa.285.2023.08.07.10.11.25; Mon, 07 Aug 2023 10:11:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20221208 header.b=dbEAIOEB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231718AbjHGQaL (ORCPT + 99 others); Mon, 7 Aug 2023 12:30:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35416 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231727AbjHGQ37 (ORCPT ); Mon, 7 Aug 2023 12:29:59 -0400 Received: from mail-oa1-x31.google.com (mail-oa1-x31.google.com [IPv6:2001:4860:4864:20::31]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D8EBE30C4 for ; Mon, 7 Aug 2023 09:28:57 -0700 (PDT) Received: by mail-oa1-x31.google.com with SMTP id 586e51a60fabf-1bc479cc815so3687106fac.1 for ; Mon, 07 Aug 2023 09:28:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20221208; t=1691425726; x=1692030526; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=Y7txj5Wr6ROoQTJqcbxYmhrpGic354WJ+C4sk8T5K6w=; b=dbEAIOEB9crF8/J+Mcus6nCVrdI8oNwclSIcSvnqqWrjY4PwtdCjX2cIczpYVwJ0k5 bnGfq+uo9AB+0SzIdlluNl2Z+iDlheObJYZXziiQNbjvMAKo2uqqpAHzKfIgrD4X9Uxd MqD9kjtKlr9yZ6qo0Ne9LsssUzXIjLMNYRmJ/1nwmiNP4LwOOJYOfovfMnafa6fQksEX RGZWpmthDJubnlj9LZO371RX4wcnMRskE2Z6Yq6HVyPurMJc5hSs0moOkP19DcD1Rk6Z 0tvgZIJO7YQ+64+xrnN88RpppP/h3gIckh6XHydbM/CVlUfIC53Ny/dblzI0hBO9klyk 5U2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1691425726; x=1692030526; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Y7txj5Wr6ROoQTJqcbxYmhrpGic354WJ+C4sk8T5K6w=; b=USgtSjkxzLZ7/PfjX+VCwgsOLMpJJxTk/BNGypHZwjQ1GAcKIP171xn9V8x1dXAK6F SUydRmTBS/jUxhAKj/PAtWOMLN+euXb7ljmm25BY0Li451PBE54JNgu/BH7EtN22EvSN SqG1gaBSKKSnICtoB+EWD/0ZH99j9Ds3AgwQwqoi4S2ozuHzCaBaFNcVV81uHYnFhcBf i/o4PVRBCUrYmxeSWhLjXFYt+hE9Kb08qMAWlFTsfdlb8XT76rpbgkI0+aGagetmpHhV Ta+ASC+z19ScCi6whCfgqyb7wCm+orTCDzzyjdrWU+bo/H0x+nu/7jCg+HKITDW/i3iw LmWQ== X-Gm-Message-State: AOJu0Yz40EqjFf6tSKYslq3GtHakUoXIfWb2HSzdEtyu2/4MxsBIytDb r+KkM+sVpYgtsxRuT21l2NP90e8xGTn5MEUeUMs= X-Received: by 2002:a05:6871:521e:b0:1bf:607:e0ed with SMTP id ht30-20020a056871521e00b001bf0607e0edmr13627482oac.39.1691425726300; Mon, 07 Aug 2023 09:28:46 -0700 (PDT) MIME-Version: 1.0 References: <20230801033741.5664-1-sunran001@208suo.com> In-Reply-To: <20230801033741.5664-1-sunran001@208suo.com> From: Alex Deucher Date: Mon, 7 Aug 2023 12:28:35 -0400 Message-ID: Subject: Re: [PATCH] drm/amd/pm: Clean up errors in vega10_powertune.c To: Ran Sun Cc: alexander.deucher@amd.com, airlied@gmail.com, daniel@ffwll.ch, dri-devel@lists.freedesktop.org, amd-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Applied. Thanks! On Mon, Jul 31, 2023 at 11:38=E2=80=AFPM Ran Sun wro= te: > > Fix the following errors reported by checkpatch: > > ERROR: that open brace { should be on the previous line > ERROR: space prohibited after that open parenthesis '(' > > Signed-off-by: Ran Sun > --- > .../amd/pm/powerplay/hwmgr/vega10_powertune.c | 89 +++++++------------ > 1 file changed, 31 insertions(+), 58 deletions(-) > > diff --git a/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_powertune.c b/= drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_powertune.c > index 309a9d3bc1b7..3007b054c873 100644 > --- a/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_powertune.c > +++ b/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_powertune.c > @@ -30,8 +30,7 @@ > #include "pp_debug.h" > #include "soc15_common.h" > > -static const struct vega10_didt_config_reg SEDiDtTuningCtrlConfig_Vega10= [] =3D > -{ > +static const struct vega10_didt_config_reg SEDiDtTuningCtrlConfig_Vega10= [] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -55,8 +54,7 @@ static const struct vega10_didt_config_reg SEDiDtTuning= CtrlConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEDiDtCtrl3Config_vega10[] = =3D > -{ > +static const struct vega10_didt_config_reg SEDiDtCtrl3Config_vega10[] = =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -120,8 +118,7 @@ static const struct vega10_didt_config_reg SEDiDtCtrl= 3Config_vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEDiDtCtrl2Config_Vega10[] = =3D > -{ > +static const struct vega10_didt_config_reg SEDiDtCtrl2Config_Vega10[] = =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -149,8 +146,7 @@ static const struct vega10_didt_config_reg SEDiDtCtrl= 2Config_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEDiDtCtrl1Config_Vega10[] = =3D > -{ > +static const struct vega10_didt_config_reg SEDiDtCtrl1Config_Vega10[] = =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -172,8 +168,7 @@ static const struct vega10_didt_config_reg SEDiDtCtrl= 1Config_Vega10[] =3D > }; > > > -static const struct vega10_didt_config_reg SEDiDtWeightConfig_Vega10[] = =3D > -{ > +static const struct vega10_didt_config_reg SEDiDtWeightConfig_Vega10[] = =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -201,8 +196,7 @@ static const struct vega10_didt_config_reg SEDiDtWeig= htConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEDiDtCtrl0Config_Vega10[] = =3D > -{ > +static const struct vega10_didt_config_reg SEDiDtCtrl0Config_Vega10[] = =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -260,8 +254,7 @@ static const struct vega10_didt_config_reg SEDiDtCtrl= 0Config_Vega10[] =3D > }; > > > -static const struct vega10_didt_config_reg SEDiDtStallCtrlConfig_vega10[= ] =3D > -{ > +static const struct vega10_didt_config_reg SEDiDtStallCtrlConfig_vega10[= ] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -293,8 +286,7 @@ static const struct vega10_didt_config_reg SEDiDtStal= lCtrlConfig_vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEDiDtStallPatternConfig_vega= 10[] =3D > -{ > +static const struct vega10_didt_config_reg SEDiDtStallPatternConfig_vega= 10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -362,8 +354,7 @@ static const struct vega10_didt_config_reg SEDiDtStal= lPatternConfig_vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SELCacConfig_Vega10[] =3D > -{ > +static const struct vega10_didt_config_reg SELCacConfig_Vega10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -401,8 +392,7 @@ static const struct vega10_didt_config_reg SELCacConf= ig_Vega10[] =3D > }; > > > -static const struct vega10_didt_config_reg SEEDCStallPatternConfig_Vega1= 0[] =3D > -{ > +static const struct vega10_didt_config_reg SEEDCStallPatternConfig_Vega1= 0[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -431,8 +421,7 @@ static const struct vega10_didt_config_reg SEEDCStall= PatternConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEEDCForceStallPatternConfig_= Vega10[] =3D > -{ > +static const struct vega10_didt_config_reg SEEDCForceStallPatternConfig_= Vega10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -451,8 +440,7 @@ static const struct vega10_didt_config_reg SEEDCForce= StallPatternConfig_Vega10[] > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEEDCStallDelayConfig_Vega10[= ] =3D > -{ > +static const struct vega10_didt_config_reg SEEDCStallDelayConfig_Vega10[= ] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -478,8 +466,7 @@ static const struct vega10_didt_config_reg SEEDCStall= DelayConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEEDCThresholdConfig_Vega10[]= =3D > -{ > +static const struct vega10_didt_config_reg SEEDCThresholdConfig_Vega10[]= =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -492,8 +479,7 @@ static const struct vega10_didt_config_reg SEEDCThres= holdConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEEDCCtrlResetConfig_Vega10[]= =3D > -{ > +static const struct vega10_didt_config_reg SEEDCCtrlResetConfig_Vega10[]= =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -514,8 +500,7 @@ static const struct vega10_didt_config_reg SEEDCCtrlR= esetConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEEDCCtrlConfig_Vega10[] =3D > -{ > +static const struct vega10_didt_config_reg SEEDCCtrlConfig_Vega10[] =3D = { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -536,8 +521,7 @@ static const struct vega10_didt_config_reg SEEDCCtrlC= onfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg SEEDCCtrlForceStallConfig_Veg= a10[] =3D > -{ > +static const struct vega10_didt_config_reg SEEDCCtrlForceStallConfig_Veg= a10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -571,8 +555,7 @@ static const struct vega10_didt_config_reg SEEDCCtrlF= orceStallConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg GCDiDtDroopCtrlConfig_vega= 10[] =3D > -{ > +static const struct vega10_didt_config_reg GCDiDtDroopCtrlConfig_vega= 10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -586,8 +569,7 @@ static const struct vega10_didt_config_reg GCDiDtD= roopCtrlConfig_vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg GCDiDtCtrl0Config_vega10[]= =3D > -{ > +static const struct vega10_didt_config_reg GCDiDtCtrl0Config_vega10[]= =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -601,8 +583,7 @@ static const struct vega10_didt_config_reg GCDiDtC= trl0Config_vega10[] =3D > }; > > > -static const struct vega10_didt_config_reg PSMSEEDCStallPatternConfig_= Vega10[] =3D > -{ > +static const struct vega10_didt_config_reg PSMSEEDCStallPatternConfig_= Vega10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -621,8 +602,7 @@ static const struct vega10_didt_config_reg PSMSEEDC= StallPatternConfig_Vega10[] > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg PSMSEEDCStallDelayConfig_Ve= ga10[] =3D > -{ > +static const struct vega10_didt_config_reg PSMSEEDCStallDelayConfig_Ve= ga10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -651,8 +631,7 @@ static const struct vega10_didt_config_reg PSMSEEDC= StallDelayConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg PSMSEEDCCtrlResetConfig_Veg= a10[] =3D > -{ > +static const struct vega10_didt_config_reg PSMSEEDCCtrlResetConfig_Veg= a10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -673,8 +652,7 @@ static const struct vega10_didt_config_reg PSMSEEDC= CtrlResetConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg PSMSEEDCCtrlConfig_Vega10[]= =3D > -{ > +static const struct vega10_didt_config_reg PSMSEEDCCtrlConfig_Vega10[]= =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -695,8 +673,7 @@ static const struct vega10_didt_config_reg PSMSEEDC= CtrlConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg PSMGCEDCDroopCtrlConfig_veg= a10[] =3D > -{ > +static const struct vega10_didt_config_reg PSMGCEDCDroopCtrlConfig_veg= a10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -710,8 +687,7 @@ static const struct vega10_didt_config_reg PSMGCEDC= DroopCtrlConfig_vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg PSMGCEDCCtrlResetConfig_veg= a10[] =3D > -{ > +static const struct vega10_didt_config_reg PSMGCEDCCtrlResetConfig_veg= a10[] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -726,8 +702,7 @@ static const struct vega10_didt_config_reg PSMGCEDC= CtrlResetConfig_vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg PSMGCEDCCtrlConfig_vega10[]= =3D > -{ > +static const struct vega10_didt_config_reg PSMGCEDCCtrlConfig_vega10[]= =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -742,8 +717,7 @@ static const struct vega10_didt_config_reg PSMGCEDC= CtrlConfig_vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg AvfsPSMResetConfig_vega10[= ]=3D > -{ > +static const struct vega10_didt_config_reg AvfsPSMResetConfig_vega10[= ] =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -756,8 +730,7 @@ static const struct vega10_didt_config_reg AvfsPSM= ResetConfig_vega10[]=3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg AvfsPSMInitConfig_vega10[]= =3D > -{ > +static const struct vega10_didt_config_reg AvfsPSMInitConfig_vega10[]= =3D { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > * Offset Mask = Shift = Value > * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -919,7 +892,7 @@ static int vega10_enable_cac_driving_se_didt_config(s= truct pp_hwmgr *hwmgr) > > mutex_lock(&adev->grbm_idx_mutex); > for (count =3D 0; count < num_se; count++) { > - data =3D GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK | ( count << GRBM_GFX_INDEX__SE_I= NDEX__SHIFT); > + data =3D GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK | (count << GRBM_GFX_INDEX__SE_IN= DEX__SHIFT); > WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); > > result =3D vega10_program_didt_config_registers(hwmgr, S= EDiDtStallCtrlConfig_vega10, VEGA10_CONFIGREG_DIDT); > @@ -970,7 +943,7 @@ static int vega10_enable_psm_gc_didt_config(struct pp= _hwmgr *hwmgr) > > mutex_lock(&adev->grbm_idx_mutex); > for (count =3D 0; count < num_se; count++) { > - data =3D GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK | ( count << GRBM_GFX_INDEX__SE_I= NDEX__SHIFT); > + data =3D GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK | (count << GRBM_GFX_INDEX__SE_IN= DEX__SHIFT); > WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); > > result =3D vega10_program_didt_config_registers(hwmgr, SE= DiDtStallCtrlConfig_vega10, VEGA10_CONFIGREG_DIDT); > @@ -1031,7 +1004,7 @@ static int vega10_enable_se_edc_config(struct pp_hw= mgr *hwmgr) > > mutex_lock(&adev->grbm_idx_mutex); > for (count =3D 0; count < num_se; count++) { > - data =3D GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK | ( count << GRBM_GFX_INDEX__SE_I= NDEX__SHIFT); > + data =3D GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK | (count << GRBM_GFX_INDEX__SE_IN= DEX__SHIFT); > WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); > result =3D vega10_program_didt_config_registers(hwmgr, SE= DiDtWeightConfig_Vega10, VEGA10_CONFIGREG_DIDT); > result |=3D vega10_program_didt_config_registers(hwmgr, S= EEDCStallPatternConfig_Vega10, VEGA10_CONFIGREG_DIDT); > @@ -1081,7 +1054,7 @@ static int vega10_enable_psm_gc_edc_config(struct p= p_hwmgr *hwmgr) > > mutex_lock(&adev->grbm_idx_mutex); > for (count =3D 0; count < num_se; count++) { > - data =3D GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK | ( count << GRBM_GFX_INDEX__SE_I= NDEX__SHIFT); > + data =3D GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK |= GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK | (count << GRBM_GFX_INDEX__SE_IN= DEX__SHIFT); > WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); > result =3D vega10_program_didt_config_registers(hwmgr, PS= MSEEDCStallPatternConfig_Vega10, VEGA10_CONFIGREG_DIDT); > result |=3D vega10_program_didt_config_registers(hwmgr, P= SMSEEDCStallDelayConfig_Vega10, VEGA10_CONFIGREG_DIDT); > -- > 2.17.1 >