Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
MIME-Version: 1.0
References: <20230802014800.8945-1-sunran001@208suo.com>
In-Reply-To: <20230802014800.8945-1-sunran001@208suo.com>
From:   Alex Deucher <alexdeucher@gmail.com>
Date:   Mon, 7 Aug 2023 12:59:36 -0400
Message-ID: <CADnq5_N5jZMTTBCkEZ8YBY=ab01biGi0LstzrQzCzJ_xUnB30A@mail.gmail.com>
Subject: Re: [PATCH] drm/amd/pm: Clean up errors in hwmgr.h
To:     Ran Sun <sunran001@208suo.com>
Cc:     alexander.deucher@amd.com, dri-devel@lists.freedesktop.org,
        amd-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

Applied.  Thanks!

On Tue, Aug 1, 2023 at 9:48=E2=80=AFPM Ran Sun <sunran001@208suo.com> wrote=
:
>
> Fix the following errors reported by checkpatch:
>
> ERROR: open brace '{' following struct go on the same line
> ERROR: Use C99 flexible arrays
>
> Signed-off-by: Ran Sun <sunran001@208suo.com>
> ---
>  drivers/gpu/drm/amd/pm/powerplay/inc/hwmgr.h | 8 +++-----
>  1 file changed, 3 insertions(+), 5 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/pm/powerplay/inc/hwmgr.h b/drivers/gpu/d=
rm/amd/pm/powerplay/inc/hwmgr.h
> index 612d66aeaab9..81650727a5de 100644
> --- a/drivers/gpu/drm/amd/pm/powerplay/inc/hwmgr.h
> +++ b/drivers/gpu/drm/amd/pm/powerplay/inc/hwmgr.h
> @@ -190,8 +190,7 @@ struct phm_vce_clock_voltage_dependency_table {
>  };
>
>
> -enum SMU_ASIC_RESET_MODE
> -{
> +enum SMU_ASIC_RESET_MODE {
>      SMU_ASIC_RESET_MODE_0,
>      SMU_ASIC_RESET_MODE_1,
>      SMU_ASIC_RESET_MODE_2,
> @@ -516,7 +515,7 @@ struct phm_vq_budgeting_record {
>
>  struct phm_vq_budgeting_table {
>         uint8_t numEntries;
> -       struct phm_vq_budgeting_record entries[1];
> +       struct phm_vq_budgeting_record entries[0];
>  };
>
>  struct phm_clock_and_voltage_limits {
> @@ -607,8 +606,7 @@ struct phm_ppt_v2_information {
>         uint8_t  uc_dcef_dpm_voltage_mode;
>  };
>
> -struct phm_ppt_v3_information
> -{
> +struct phm_ppt_v3_information {
>         uint8_t uc_thermal_controller_type;
>
>         uint16_t us_small_power_limit1;
> --
> 2.17.1
>