Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
MIME-Version: 1.0
References: <20230802062025.11332-1-sunran001@208suo.com>
In-Reply-To: <20230802062025.11332-1-sunran001@208suo.com>
From:   Alex Deucher <alexdeucher@gmail.com>
Date:   Mon, 7 Aug 2023 13:15:05 -0400
Message-ID: <CADnq5_PFMaDMHX_VfpBAfVusz-8XPVu3C-WP9ugCrfDx1HbHrw@mail.gmail.com>
Subject: Re: [PATCH] drm/amd/display: Clean up errors in display_mode_vba_30.c
To:     Ran Sun <sunran001@208suo.com>
Cc:     alexander.deucher@amd.com, dri-devel@lists.freedesktop.org,
        amd-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

Applied.  Thanks!

On Wed, Aug 2, 2023 at 2:20=E2=80=AFAM Ran Sun <sunran001@208suo.com> wrote=
:
>
> Fix the following errors reported by checkpatch:
>
> ERROR: else should follow close brace '}'
>
> Signed-off-by: Ran Sun <sunran001@208suo.com>
> ---
>  .../gpu/drm/amd/display/dc/dml/dcn30/display_mode_vba_30.c  | 6 ++----
>  1 file changed, 2 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/display/dc/dml/dcn30/display_mode_vba_30=
.c b/drivers/gpu/drm/amd/display/dc/dml/dcn30/display_mode_vba_30.c
> index 9af1a43c042b..ad741a723c0e 100644
> --- a/drivers/gpu/drm/amd/display/dc/dml/dcn30/display_mode_vba_30.c
> +++ b/drivers/gpu/drm/amd/display/dc/dml/dcn30/display_mode_vba_30.c
> @@ -784,8 +784,7 @@ static unsigned int dscComputeDelay(enum output_forma=
t_class pixelFormat, enum o
>                 Delay =3D Delay + 1;
>                 //   sft
>                 Delay =3D Delay + 1;
> -       }
> -       else {
> +       } else {
>                 //   sfr
>                 Delay =3D Delay + 2;
>                 //   dsccif
> @@ -3489,8 +3488,7 @@ static double TruncToValidBPP(
>                 if (Format =3D=3D dm_n422) {
>                         MinDSCBPP =3D 7;
>                         MaxDSCBPP =3D 2 * DSCInputBitPerComponent - 1.0 /=
 16.0;
> -               }
> -               else {
> +               } else {
>                         MinDSCBPP =3D 8;
>                         MaxDSCBPP =3D 3 * DSCInputBitPerComponent - 1.0 /=
 16.0;
>                 }
> --
> 2.17.1
>