Received: by 2002:a05:6359:6284:b0:131:369:b2a3 with SMTP id se4csp3694539rwb; Mon, 7 Aug 2023 19:04:25 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF5u26bZdE69L5+UgxMGI6XmJPqFtHYLuZFcAUqN8NrJZQHw9IU8RrUJkop/VFydF7eqNuU X-Received: by 2002:a05:6870:230d:b0:1bf:5d90:d0b4 with SMTP id w13-20020a056870230d00b001bf5d90d0b4mr14392609oao.49.1691460265665; Mon, 07 Aug 2023 19:04:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691460265; cv=none; d=google.com; s=arc-20160816; b=SGk7+AK5fbDQimL1hbOAqe9WxilJS1a7dBur05MGdCxvBeb1WKc6ZSmRbCnktilSWR eDQoAmHmL0rQVWL4xEJVdaFOxhW/MGjRPHQu/6nL+xC69VsaULlY1tiPcCedDIHlMX3g Wj8X+SxzwqwMdCupzhciHf2sn/c+FIRwicJvE71rbn5YaZUGhijNOKzaUJCnyef2KCDU XMMAQnJsbML5hivTYr6TLd3ciE4AUB4OQGoy88kiFRStZMC+fN/rdU54kpzPU9VRhnHs 4HRQ01RoDA4+GYrD5u+ymrRrOTYxniVd3LDeahEIGhCVYjJEa8LBeRnKtH/kvuOVtj+a FYAg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=haSdIhLP1n0o22iUyQvSxYEe4IEa2zpM2Fu5jd9vnpM=; fh=F/OWZlSETqIiaqkx474m2Xu4JwNXJ6ushzfstQ8t5FM=; b=hwTJF0lkG5r1WefqHfadP0FSI2TMJrBHZDWhiENn1P0/duCpVlJ3OpqTis1RcVQzNq Gg0LTuB5r795HW6D0ypDOwhG+2WNMzL/443gRX0V7RjOrnDExPhg7RWYRxr+OUv7Sel8 ybjWJr7t6XbnmOe8LorHGf2xbbca2/HHIkjww8PhLkVjGVkRBeynXvttGweM++WaPRZS HJ2tYbvEYxRWn+jvgR4oCz1q6b67V23Oiwcmz1LPA3Ui7VSz8YooSTayqw4WgNV6oG80 DA2GMF+LJl82yQxrcFWgWR5RCt7R7JKl8cg0vRC+A0KY8hBiZqUPhR224bOE7+bNuAoO jnlg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="n/+/FQR4"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j16-20020a635510000000b005577fd7efa2si6057892pgb.444.2023.08.07.19.04.12; Mon, 07 Aug 2023 19:04:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="n/+/FQR4"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229575AbjHGXRu (ORCPT + 99 others); Mon, 7 Aug 2023 19:17:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54754 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229845AbjHGXRs (ORCPT ); Mon, 7 Aug 2023 19:17:48 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1A2D711A; Mon, 7 Aug 2023 16:17:47 -0700 (PDT) Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 377NHUCx014259; Mon, 7 Aug 2023 23:17:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=haSdIhLP1n0o22iUyQvSxYEe4IEa2zpM2Fu5jd9vnpM=; b=n/+/FQR4rPVmR6FUPEEHHODK67P7nFqGUE8Xa1KbuMb9gq1tQ/ygv8mrRiG7YYogV6oH yhFDTPLxfT+wagk6AmnDZOTjv0x2fsnaXxx4ao5IXq/qxt89/2M3HoQWmEziJK/RHIzr qhYHrj4bkH5Vo3QSIWTMlOMUaAzJetak0WWQAWwyYqyp5eI38oZBvQXUQvgQkaP8sWX+ bOeFAkI/KdVxsyclZCHIbjhGjkE+drM1R1kRQco84rhbAl6xl1KoUEOPFEHSYcQmYgbL 9B5s33KoZ3PW/fIsMoIP3aU/X7tv7k0YCDn+RKVV+hW8cG8xaHKfcRMJDOQM6E/Fh5nR iQ== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3sb9pqr1er-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 07 Aug 2023 23:17:30 +0000 Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 377NHTTQ027199 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 7 Aug 2023 23:17:29 GMT Received: from [10.71.109.168] (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.30; Mon, 7 Aug 2023 16:17:29 -0700 Message-ID: <9918624f-184d-3ddc-189b-35b162ef5b18@quicinc.com> Date: Mon, 7 Aug 2023 16:17:28 -0700 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 1/4] drm/msm/dpu: Move DPU encoder wide_bus_en setting Content-Language: en-US To: Marijn Suijten CC: Rob Clark , Dmitry Baryshkov , Sean Paul , David Airlie , Daniel Vetter , , , , , References: <20230802-add-widebus-support-v3-0-2661706be001@quicinc.com> <20230802-add-widebus-support-v3-1-2661706be001@quicinc.com> From: Jessica Zhang In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: PDO5iLTJru58BUDOHxWly-9v9KkB7aSC X-Proofpoint-ORIG-GUID: PDO5iLTJru58BUDOHxWly-9v9KkB7aSC X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.267,Aquarius:18.0.957,Hydra:6.0.591,FMLib:17.11.176.26 definitions=2023-08-07_25,2023-08-03_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 adultscore=0 malwarescore=0 mlxscore=0 lowpriorityscore=0 suspectscore=0 mlxlogscore=999 priorityscore=1501 spamscore=0 bulkscore=0 impostorscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2306200000 definitions=main-2308070209 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 8/2/2023 12:32 PM, Marijn Suijten wrote: > I find this title very undescriptive, it doesn't really explain from/to > where this move is happening nor why. > > On 2023-08-02 11:08:48, Jessica Zhang wrote: >> Move the setting of dpu_enc.wide_bus_en to >> dpu_encoder_virt_atomic_enable() so that it mirrors the setting of >> dpu_enc.dsc. > > mirroring "the setting of dpu_enc.dsc" very much sounds like you are > mirroring _its value_, but that is not the case. You are moving the > initialization (or just setting, because it could also be overwriting?) > to _the same place_ where .dsc is assigned. Hi Marijn, Hmm.. got it. Will reword it to "mirror how dpu_enc.dsc is being set" if that makes it clearer. > > I am pretty sure that this has a runtime impact which we discussed > before (hotplug...?) but the commit message omits that. This is > mandatory. I'm assuming the prior discussion you're referring to is with Kuogee on his DSC fix [1]. Unlike DSC, both DSI and DP know if wide bus is enabled upon initialization. The main reasons the setting of the wide_bus_en flag was moved here were 1) to mirror how dpu_enc.dsc was being set (as stated in the commit message) as wide bus is related to DSC, and 2) account for the possibility of DSC for DSI being set during runtime in the future. Thanks, Jessica Zhang [1] https://patchwork.freedesktop.org/patch/543867/ > > - Marijn > >> >> Signed-off-by: Jessica Zhang >> --- >> drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 11 +++++++---- >> 1 file changed, 7 insertions(+), 4 deletions(-) >> >> diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c >> index d34e684a4178..3dcd37c48aac 100644 >> --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c >> +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c >> @@ -1194,11 +1194,18 @@ static void dpu_encoder_virt_atomic_enable(struct drm_encoder *drm_enc, >> struct dpu_encoder_virt *dpu_enc = NULL; >> int ret = 0; >> struct drm_display_mode *cur_mode = NULL; >> + struct msm_drm_private *priv = drm_enc->dev->dev_private; >> + struct msm_display_info *disp_info; >> >> dpu_enc = to_dpu_encoder_virt(drm_enc); >> + disp_info = &dpu_enc->disp_info; >> >> dpu_enc->dsc = dpu_encoder_get_dsc_config(drm_enc); >> >> + if (disp_info->intf_type == INTF_DP) >> + dpu_enc->wide_bus_en = msm_dp_wide_bus_available( >> + priv->dp[disp_info->h_tile_instance[0]]); >> + >> mutex_lock(&dpu_enc->enc_lock); >> cur_mode = &dpu_enc->base.crtc->state->adjusted_mode; >> >> @@ -2383,10 +2390,6 @@ struct drm_encoder *dpu_encoder_init(struct drm_device *dev, >> timer_setup(&dpu_enc->frame_done_timer, >> dpu_encoder_frame_done_timeout, 0); >> >> - if (disp_info->intf_type == INTF_DP) >> - dpu_enc->wide_bus_en = msm_dp_wide_bus_available( >> - priv->dp[disp_info->h_tile_instance[0]]); >> - >> INIT_DELAYED_WORK(&dpu_enc->delayed_off_work, >> dpu_encoder_off_work); >> dpu_enc->idle_timeout = IDLE_TIMEOUT; >> >> -- >> 2.41.0 >>