Received: by 2002:a05:6359:6284:b0:131:369:b2a3 with SMTP id se4csp5587173rwb; Wed, 9 Aug 2023 06:30:39 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE1z4F7Xhn+6C4TbZDx0osXd110GFRHAYVSTnjuhwoOp5vD04qMwy6sYg2HTBHPJCavb8iG X-Received: by 2002:a05:6402:161a:b0:523:19f0:8199 with SMTP id f26-20020a056402161a00b0052319f08199mr2501625edv.11.1691587839070; Wed, 09 Aug 2023 06:30:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691587839; cv=none; d=google.com; s=arc-20160816; b=e3x+tkZrOVThUEP2ZpQMcQEJI7ih4RnmOc7BLpx0yVkho5tMXCcjX/JqzjqkIoRopa F9LbtgXER3GCiJ8JKQmnYr4eJh125eLCKBq+gEw0yMM1Q0Iz/R3b01ANnQQ7MrY+w3EI caoyjLhsiztJx32jE9Y/JehUCU2NUqFfWHCQxIb9HWm9rmF4cLsSmQ+JJB/0yoia3jog n9YfK6QXbQ2TBlR17IwfOy3Pvmj06hd2vHrbi2A9XTjoiWIFrz3L4CQcHshcou8gG3h+ yuiN/VNBzVm0jw1KW+MFP99PVnoIzlE3vZqMPd3GRMHUZuWmGIN4pQWqjztzE3/3nVz2 Eojw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=ANf1qn1v/Gse4CnfuUX6Szlzov/lTKNzILxEnnmY70s=; fh=WsF41pq3+cdbtb81+3Uau4qZfrrTw9a7aIZ7EZIFGJY=; b=DoZj9gQg06FpUmpSekmVQSMW+VJTBIlJMXdh/brTKHuYM8qqPuwwfF28jSUGAu6uUv 8lDEqBMlJnIgzl31cPajMkwQkshRjjTlD9v0HGy4V8jT8ZiiCIu2KZoLAOvLtSEd49KN yMg30yER9nHZ4L7XsHcg3/0yogeBVfRgI7dzYBKVdd78eg/o+pL5DfGzNh7vWOE6NwYU h/vo3gEJV8YbSAcynueBIqCow9n5JZxH/3bJ7JZdWM5ZuiLZPO/ED3Sc6Zg7v4OVIrKh +05uHA1joR+UxiVk7J9QbgJb5mw7RSdqNXRDOw+57q5rxQUWObpZnPuyM2m7ExjNIoEk HKXQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s12-20020a056402164c00b005233d0a02a7si4202412edx.645.2023.08.09.06.30.13; Wed, 09 Aug 2023 06:30:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232723AbjHINNg (ORCPT + 99 others); Wed, 9 Aug 2023 09:13:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40666 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232623AbjHINNf (ORCPT ); Wed, 9 Aug 2023 09:13:35 -0400 Received: from dggsgout12.his.huawei.com (dggsgout12.his.huawei.com [45.249.212.56]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 11D65E5F for ; Wed, 9 Aug 2023 06:13:33 -0700 (PDT) Received: from mail02.huawei.com (unknown [172.30.67.143]) by dggsgout12.his.huawei.com (SkyGuard) with ESMTP id 4RLVqV0gcxz4f3jXm for ; Wed, 9 Aug 2023 21:13:26 +0800 (CST) Received: from huaweicloud.com (unknown [10.174.178.55]) by APP4 (Coremail) with SMTP id gCh0CgAXp6n1kNNkTII5AQ--.15907S4; Wed, 09 Aug 2023 21:13:28 +0800 (CST) From: thunder.leizhen@huaweicloud.com To: Will Deacon , Robin Murphy , Joerg Roedel , iommu@lists.linux.dev, linux-kernel@vger.kernel.org Cc: Zhen Lei , Tanmay Jagdale , Jonathan Cameron Subject: [PATCH v2 0/2] iommu/arm-smmu-v3: Add support for ECMDQ register mode Date: Wed, 9 Aug 2023 21:13:01 +0800 Message-Id: <20230809131303.1355-1-thunder.leizhen@huaweicloud.com> X-Mailer: git-send-email 2.37.3.windows.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CM-TRANSID: gCh0CgAXp6n1kNNkTII5AQ--.15907S4 X-Coremail-Antispam: 1UD129KBjvJXoW7ZFWxWF4rKw45CryfXw4rAFb_yoW8XFyUpa 18WF90kr1DJFn7CwnxXryxZr98Kan5ua4Utw45W3s0v3WUtFy8XF4xKas5K34kCrW7t3W3 ArsFqrW5Cr47AaDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2 9KBjDU0xBIdaVrnRJUUUyGb4IE77IF4wAFF20E14v26r4j6ryUM7CY07I20VC2zVCF04k2 6cxKx2IYs7xG6r1S6rWUM7CIcVAFz4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4 vEj48ve4kI8wA2z4x0Y4vE2Ix0cI8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7Cj xVAFwI0_Gr1j6F4UJwA2z4x0Y4vEx4A2jsIE14v26rxl6s0DM28EF7xvwVC2z280aVCY1x 0267AKxVW0oVCq3wAS0I0E0xvYzxvE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG 6I80ewAv7VC0I7IYx2IY67AKxVWUJVWUGwAv7VC2z280aVAFwI0_Jr0_Gr1lOx8S6xCaFV Cjc4AY6r1j6r4UM4x0Y48IcxkI7VAKI48JM4kE6xkIj40Ew7xC0wCF04k20xvY0x0EwIxG rwCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4 vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64vIr41lIxAIcVC0I7IY x2IY67AKxVWUJVWUCwCI42IY6xIIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lIxAIcVCF04k26c xKx2IYs7xG6rW3Jr0E3s1lIxAIcVC2z280aVAFwI0_Jr0_Gr1lIxAIcVC2z280aVCY1x02 67AKxVW8JVW8JrUvcSsGvfC2KfnxnUUI43ZEXa7IU1SfO7UUUUU== X-CM-SenderInfo: hwkx0vthuozvpl2kv046kxt4xhlfz01xgou0bp/ X-CFilter-Loop: Reflected X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Zhen Lei v1 --> v2: 1. Drop patch "iommu/arm-smmu-v3: Add arm_smmu_ecmdq_issue_cmdlist() for non-shared ECMDQ" in v1 2. Drop patch "iommu/arm-smmu-v3: Add support for less than one ECMDQ per core" in v1 3. Replace rwlock with IPI to support lockless protection against the write operation to bit 'ERRACK' during error handling and the read operation to bit 'ERRACK' during command insertion. 4. Standardize variable names. - struct arm_smmu_ecmdq *__percpu *ecmdq; + struct arm_smmu_ecmdq *__percpu *ecmdqs; 5. Add member 'iobase' to struct arm_smmu_device to record the start physical address of the SMMU, to replace translation operation (vmalloc_to_pfn(smmu->base) << PAGE_SHIFT) + phys_addr_t iobase; - smmu_dma_base = (vmalloc_to_pfn(smmu->base) << PAGE_SHIFT); 6. Cancel below union. Whether ECMDQ is enabled is determined only based on 'ecmdq_enabled'. - union { - u32 nr_ecmdq; - u32 ecmdq_enabled; - }; + u32 nr_ecmdq; + bool ecmdq_enabled; 7. Eliminate some sparse check warnings. For example. - struct arm_smmu_ecmdq *ecmdq; + struct arm_smmu_ecmdq __percpu *ecmdq; Zhen Lei (2): iommu/arm-smmu-v3: Add support for ECMDQ register mode iommu/arm-smmu-v3: Ensure that a set of associated commands are inserted in the same ECMDQ drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 260 +++++++++++++++++++- drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 33 +++ 2 files changed, 285 insertions(+), 8 deletions(-) -- 2.34.1