Received: by 2002:a05:7412:6592:b0:d7:7d3a:4fe2 with SMTP id m18csp1736052rdg; Sat, 12 Aug 2023 14:14:31 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEK8lOne+PSjP+l10WoJJOCFRMTcKrW8kv0mZ5O5ZJ50eJIh5lDPStTLkIzpQ4qu++bSiKx X-Received: by 2002:a17:903:2306:b0:1b5:522a:1578 with SMTP id d6-20020a170903230600b001b5522a1578mr12027171plh.29.1691874871562; Sat, 12 Aug 2023 14:14:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691874871; cv=none; d=google.com; s=arc-20160816; b=b2tYZNkoW/TaaebUZsIY8jzdz8QJ8T87bJ+EgwoyTX2ZeiK+rurKbmPjmRPhu0dN6g jCnsGFntSfho4rWslHu3MdHh5TjWf+3h1+6401P7d13DAHP05dgcyDB3ywMWFCpe/nDP kPyI96Id4jtxsfCt82ZQ+7NEiVEf5478fSRqrtEaTTDCYZQfeTBnIdOAtVqQP0QAInN/ uybbzdHjmx7xZVVbJ+rkHkf6j17yhWT6W6MDe+GqIh23D3MP2ZzyyORpeXWydp+OBKvZ fQK399qZX16u8jSX7HJx5kypESsNCWB7/Hf1OP8ZL/UnNnbX1rfYR4CJquMDbxutBB9M 8ihA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:date:mime-version:references:subject:cc:to:from :dkim-signature:dkim-signature:message-id; bh=Qr4AlmFeVzuCfitdDfmm4zZT/Jw8jMZI8/qi5AcNsUA=; fh=yVae3u0BRTnDkPuniOcxLkA1wgvMDfOA8XxNsc4ELm4=; b=qa0k8jZYO7ywgHb6RVOt327h6Wlxoasvf7p1EcEEY1oupslyZPziplRzurPHBhlCH9 hyx5dYU5eI7TkipfOoLyKzdOu7rj89FhywkyzR8nOz6xWI4f3vS51msbCdLvSZVuEdjm iVz3CE2B+zCpMuu5d6bYqicawvDabxVncHn2grZgBE85COOdCYcyjeHjP5ze6scOkzyW kPNdbBY8leLSM44egwyQzLQzrzfaVa5m3TqKZdhFJga22FOSIgxaTKuZzmDmW6OGKDmp LhCP0AJPqwqvL5aM1Jfs3bIN2o67iS79V3Z9FMlRkX+96+1pvoJMdNQx+oSQWSM0oTfz zeWA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=D3X5bNrP; dkim=neutral (no key) header.i=@linutronix.de; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q4-20020a170902c9c400b001b3eeaad177si5390418pld.99.2023.08.12.14.14.19; Sat, 12 Aug 2023 14:14:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=D3X5bNrP; dkim=neutral (no key) header.i=@linutronix.de; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231159AbjHLUBl (ORCPT + 99 others); Sat, 12 Aug 2023 16:01:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46512 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230468AbjHLUBU (ORCPT ); Sat, 12 Aug 2023 16:01:20 -0400 Received: from galois.linutronix.de (Galois.linutronix.de [IPv6:2a0a:51c0:0:12e:550::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1D9FC199A for ; Sat, 12 Aug 2023 13:00:57 -0700 (PDT) Message-ID: <20230812195728.533966298@linutronix.de> DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1691870343; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: references:references; bh=Qr4AlmFeVzuCfitdDfmm4zZT/Jw8jMZI8/qi5AcNsUA=; b=D3X5bNrP2YB3LcxBfXKEs4lfrbjgP1QPdxNsQGYohjGSxfB6JEjbWa/NvQZZP/MZ4BleF+ bAX31f/Vg4zyWQlvY44qJYyvIncdS2KLlUlAFN6UZk4MTKDQjyRfI2a2eMN6FYXKO0sJoW h/JiSVIWy3GyTKXRzc0lnw80G/3LKdmR8eLjkFBrMDHDGMlXJ6vkGqIvTkI/VzUIM4SOfB iqI68j4m/CCzZZYqccNIDyL160aS8qCUTpeySkGfBBb/RsWRKgEYJW5pQ16fuivClSRygJ 1aLv5oD62uagvdChEfaRyxQhtw68SiDGjOkUPQjgbrE4li9sP+I8SYyeeuZeNQ== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1691870343; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: references:references; bh=Qr4AlmFeVzuCfitdDfmm4zZT/Jw8jMZI8/qi5AcNsUA=; b=C7U9GR0+bssJUJTAReizej2oqUWnPXWAT1XKZjFv7/pIR67xHsk7EyIdszqPiXFr27iNgN 9Su4eZY5nUp7DyAA== From: Thomas Gleixner To: LKML Cc: x86@kernel.org, Borislav Petkov , Ashok Raj , Arjan van de Ven , Nikolay Borisov Subject: [patch V2 17/37] x86/microcode/intel: Unify microcode apply() functions References: <20230812194003.682298127@linutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Date: Sat, 12 Aug 2023 21:59:02 +0200 (CEST) X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_PDS_OTHER_BAD_TLD,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Deduplicate the early and late apply() functions. Signed-off-by: Thomas Gleixner --- arch/x86/kernel/cpu/microcode/intel.c | 106 +++++++++++----------------------- 1 file changed, 36 insertions(+), 70 deletions(-) --- a/arch/x86/kernel/cpu/microcode/intel.c +++ b/arch/x86/kernel/cpu/microcode/intel.c @@ -353,12 +353,11 @@ static inline void print_ucode(int old_r } #endif -static enum ucode_state apply_microcode_early(struct ucode_cpu_info *uci, bool early) +static enum ucode_state apply_microcode(struct ucode_cpu_info *uci, struct microcode_intel *mc, + u32 *cur_rev) { - struct microcode_intel *mc; - u32 rev, old_rev; + u32 rev; - mc = uci->mc; if (!mc) return UCODE_NFOUND; @@ -367,14 +366,12 @@ static enum ucode_state apply_microcode_ * operation - when the other hyperthread has updated the microcode * already. */ - rev = intel_get_microcode_revision(); - if (rev >= mc->hdr.rev) { - uci->cpu_sig.rev = rev; + *cur_rev = intel_get_microcode_revision(); + if (*cur_rev >= mc->hdr.rev) { + uci->cpu_sig.rev = *cur_rev; return UCODE_OK; } - old_rev = rev; - /* * Writeback and invalidate caches before updating microcode to avoid * internal issues depending on what the microcode is updating. @@ -389,13 +386,23 @@ static enum ucode_state apply_microcode_ return UCODE_ERROR; uci->cpu_sig.rev = rev; + return UCODE_UPDATED; +} - if (early) - print_ucode(old_rev, uci->cpu_sig.rev, mc->hdr.date); - else - print_ucode_info(old_rev, uci->cpu_sig.rev, mc->hdr.date); +static enum ucode_state apply_microcode_early(struct ucode_cpu_info *uci, bool early) +{ + struct microcode_intel *mc = uci->mc; + enum ucode_state ret; + u32 cur_rev; - return UCODE_UPDATED; + ret = apply_microcode(uci, mc, &cur_rev); + if (ret == UCODE_UPDATED) { + if (early) + print_ucode(cur_rev, uci->cpu_sig.rev, mc->hdr.date); + else + print_ucode_info(cur_rev, uci->cpu_sig.rev, mc->hdr.date); + } + return ret; } static __init bool load_builtin_intel_microcode(struct cpio_data *cp) @@ -532,70 +539,29 @@ static int collect_cpu_info(int cpu_num, return 0; } -static enum ucode_state apply_microcode_intel(int cpu) +static enum ucode_state apply_microcode_late(int cpu) { struct ucode_cpu_info *uci = ucode_cpu_info + cpu; - struct cpuinfo_x86 *c = &cpu_data(cpu); - bool bsp = c->cpu_index == boot_cpu_data.cpu_index; - struct microcode_intel *mc; + struct microcode_intel *mc = ucode_patch_late; enum ucode_state ret; - static int prev_rev; - u32 rev; - - /* We should bind the task to the CPU */ - if (WARN_ON(raw_smp_processor_id() != cpu)) - return UCODE_ERROR; - - mc = ucode_patch_late; - if (!mc) - return UCODE_NFOUND; + u32 cur_rev; - /* - * Save us the MSR write below - which is a particular expensive - * operation - when the other hyperthread has updated the microcode - * already. - */ - rev = intel_get_microcode_revision(); - if (rev >= mc->hdr.rev) { - ret = UCODE_OK; - goto out; - } - - /* - * Writeback and invalidate caches before updating microcode to avoid - * internal issues depending on what the microcode is updating. - */ - native_wbinvd(); - - /* write microcode via MSR 0x79 */ - wrmsrl(MSR_IA32_UCODE_WRITE, (unsigned long)mc->bits); - - rev = intel_get_microcode_revision(); - - if (rev != mc->hdr.rev) { - pr_err("CPU%d update to revision 0x%x failed\n", - cpu, mc->hdr.rev); + if (WARN_ON_ONCE(smp_processor_id() != cpu)) return UCODE_ERROR; - } - if (bsp && rev != prev_rev) { - pr_info("updated to revision 0x%x, date = %04x-%02x-%02x\n", - rev, - mc->hdr.date & 0xffff, - mc->hdr.date >> 24, + ret = apply_microcode(uci, mc, &cur_rev); + if (ret != UCODE_UPDATED && ret != UCODE_OK) + return ret; + + if (!cpu && uci->cpu_sig.rev != cur_rev) { + pr_info("Updated to revision 0x%x, date = %04x-%02x-%02x\n", + uci->cpu_sig.rev, mc->hdr.date & 0xffff, mc->hdr.date >> 24, (mc->hdr.date >> 16) & 0xff); - prev_rev = rev; } - ret = UCODE_UPDATED; - -out: - uci->cpu_sig.rev = rev; - c->microcode = rev; - - /* Update boot_cpu_data's revision too, if we're on the BSP: */ - if (bsp) - boot_cpu_data.microcode = rev; + cpu_data(cpu).microcode = uci->cpu_sig.rev; + if (!cpu) + boot_cpu_data.microcode = uci->cpu_sig.rev; return ret; } @@ -742,7 +708,7 @@ static void finalize_late_load(int resul static struct microcode_ops microcode_intel_ops = { .request_microcode_fw = request_microcode_fw, .collect_cpu_info = collect_cpu_info, - .apply_microcode = apply_microcode_intel, + .apply_microcode = apply_microcode_late, .finalize_late_load = finalize_late_load, };