Received: by 2002:a05:7412:31a9:b0:e2:908c:2ebd with SMTP id et41csp639880rdb; Fri, 8 Sep 2023 11:21:00 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGNeMMUWYjhsff8BKCC0FCMsBTjM/wpGDoSLnsLP5SuR4VXs7oNbMIkRN8T2gHsHX39dreU X-Received: by 2002:a17:906:3098:b0:9a5:d095:a8e4 with SMTP id 24-20020a170906309800b009a5d095a8e4mr2486556ejv.1.1694197259875; Fri, 08 Sep 2023 11:20:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694197259; cv=none; d=google.com; s=arc-20160816; b=Y0fLI+teakGCpI2GL/Q+ep1cEJtQTN39Sphwg1jA0/BE+LdX5wZ8nch44Sdhq6iL1M V4XKKsZU+9CYt7Uki6bk2Z/+AarV+5Ci7lR4roE89QPnj7MPpfQyJgrdvgrzqx4IxoVa rtE4Gtq5vPwogwspO9NhZ7Um3LEcJ3m/wIszRIEJN0tlsRoB6297FVjt40M+Neo4cPYo sQOV92rqCTOi11qNo2qt+c1ppX3wzyqnKL6QlSn/HgWESa4MchkdlGdXEuuBFoiY2WKb Isu7bS6tq8jmOIBzlTOPOEOps+U4Zzjjz6x4dv21pIPYUcJHokoRDoi/rV9G8NTkmhV8 EpLA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=2k5excPh8Wio9CT2leD729aD7a7dogzGNloeg+hMYyE=; fh=aD4nzDFgC0UZ1Hnc4/XaW5rKm2zwKzUzHo+lLTvbbP8=; b=hJGgUWN7ciWwscDLc66dh8kQYoOXnix1d9/aL6rLvonqCkv5JfsC1Pe66/1B7Wjx8b oGJxshGCRLKbVVSzKIekcAo/GRbRmYsPhgyVlLrRoepSEljRULGr+1UEyzrmq1j0SlPA /jGI36RDqP8cVNSocVUS2mQeXnMd9U4PnE7nAyivqJHquHNKPTxiUDvofo1Qvv6qlqNc 6xDcvGfaXBwTGYEMpXczHLh5ye3/pt/qDoZ1m17H2cWfaIbcVhlTA5pTJSyAhNPMXACZ H+RXthUeUhju3YYdEhwxIP7Nk04K0gOu9CD5ZUT9hiaoXtK9/K+In64d/5K4Fxl4QviW LZBg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@igalia.com header.s=20170329 header.b=LVoPziK9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id cw13-20020a170906c78d00b00992d0de875dsi1735256ejb.912.2023.09.08.11.20.33; Fri, 08 Sep 2023 11:20:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@igalia.com header.s=20170329 header.b=LVoPziK9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237749AbjIHOmG (ORCPT + 99 others); Fri, 8 Sep 2023 10:42:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55416 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230385AbjIHOmF (ORCPT ); Fri, 8 Sep 2023 10:42:05 -0400 Received: from fanzine2.igalia.com (fanzine.igalia.com [178.60.130.6]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4162D1BF1 for ; Fri, 8 Sep 2023 07:42:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=igalia.com; s=20170329; h=In-Reply-To:Content-Type:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Sender:Reply-To:Content-Transfer-Encoding:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=2k5excPh8Wio9CT2leD729aD7a7dogzGNloeg+hMYyE=; b=LVoPziK9thjWa6dZod6b5xrL4K IFT3XWEy2VYGwpKnHEujnaAlUkAaSdmw7r84VkmcwH2mcy3h6jMXncnBpBBdRAt8hcjsffOKFP5oM egAvDW6h1ggwUBc2Sky/VlGQ3Bx/bfq+FzBDBiLn5JeGfHQ85AEJ75lrUBXrG941WXrX8ZRjCK9W8 ePHzTx84/iqcf2U7DltrrsplZ/J8Zdg1EKwPBo/jEi+XF3P6ldPGCRmwhRPSL+gN7wGB2Wa+yonEy P/tuOUqzy6yvkxOEsf/gYcjJBd5UOg6Std1KBk1V83HMn0O7jAQZXDzBJwjoITlwPfBMPHAwGBLMZ Uj+utxZA==; Received: from [38.44.68.151] (helo=mail.igalia.com) by fanzine2.igalia.com with esmtpsa (Cipher TLS1.3:ECDHE_SECP256R1__RSA_PSS_RSAE_SHA256__AES_256_GCM:256) (Exim) id 1qecg6-001POW-O9; Fri, 08 Sep 2023 16:41:46 +0200 Date: Fri, 8 Sep 2023 13:41:29 -0100 From: Melissa Wen To: Harry Wentland Cc: amd-gfx@lists.freedesktop.org, Rodrigo Siqueira , sunpeng.li@amd.com, Alex Deucher , dri-devel@lists.freedesktop.org, christian.koenig@amd.com, Xinhui.Pan@amd.com, airlied@gmail.com, daniel@ffwll.ch, Joshua Ashton , Sebastian Wick , Xaver Hugl , Shashank Sharma , Nicholas Kazlauskas , sungjoon.kim@amd.com, Alex Hung , Pekka Paalanen , Simon Ser , kernel-dev@igalia.com, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 32/34] drm/amd/display: add plane CTM driver-specific property Message-ID: <20230908144129.o2rtvyydy5lhggre@mail.igalia.com> References: <20230810160314.48225-1-mwen@igalia.com> <20230810160314.48225-33-mwen@igalia.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 09/06, Harry Wentland wrote: > > > On 2023-08-10 12:03, Melissa Wen wrote: > > Plane CTM for pre-blending color space conversion. Only enable > > driver-specific plane CTM property on drivers that support both pre- and > > post-blending gamut remap matrix, i.e., DCN3+ family. Otherwise it > > conflits with DRM CRTC CTM property. > > > > Signed-off-by: Melissa Wen > > --- > > drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h | 2 ++ > > .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h | 7 +++++++ > > .../amd/display/amdgpu_dm/amdgpu_dm_color.c | 7 +++++++ > > .../amd/display/amdgpu_dm/amdgpu_dm_plane.c | 20 +++++++++++++++++++ > > 4 files changed, 36 insertions(+) > > > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h > > index abb871a912d7..84bf501b02f4 100644 > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h > > @@ -363,6 +363,8 @@ struct amdgpu_mode_info { > > * @plane_hdr_mult_property: > > */ > > struct drm_property *plane_hdr_mult_property; > > + > > + struct drm_property *plane_ctm_property; > > /** > > * @shaper_lut_property: Plane property to set pre-blending shaper LUT > > * that converts color content before 3D LUT. > > diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h > > index 095f39f04210..6252ee912a63 100644 > > --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h > > +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h > > @@ -769,6 +769,13 @@ struct dm_plane_state { > > * S31.32 sign-magnitude. > > */ > > __u64 hdr_mult; > > + /** > > + * @ctm: > > + * > > + * Color transformation matrix. See drm_crtc_enable_color_mgmt(). The > > + * blob (if not NULL) is a &struct drm_color_ctm. > > + */ > > + struct drm_property_blob *ctm; > > /** > > * @shaper_lut: shaper lookup table blob. The blob (if not NULL) is an > > * array of &struct drm_color_lut. > > diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c > > index 4356846a2bce..86a918ab82be 100644 > > --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c > > +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c > > @@ -218,6 +218,13 @@ amdgpu_dm_create_color_properties(struct amdgpu_device *adev) > > return -ENOMEM; > > adev->mode_info.plane_hdr_mult_property = prop; > > > > + prop = drm_property_create(adev_to_drm(adev), > > + DRM_MODE_PROP_BLOB, > > + "AMD_PLANE_CTM", 0); > > We'll want to wrap the property creation/attachment with > #ifdef AMD_PRIVATE_COLOR here as well. yeah, it's already wrapped because it's created and attached together with the other properties. > > Harry > > > + if (!prop) > > + return -ENOMEM; > > + adev->mode_info.plane_ctm_property = prop; > > + > > prop = drm_property_create(adev_to_drm(adev), > > DRM_MODE_PROP_BLOB, > > "AMD_PLANE_SHAPER_LUT", 0); > > diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c > > index 3fd57de7c5be..0b1081c690cb 100644 > > --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c > > +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c > > @@ -1355,6 +1355,8 @@ dm_drm_plane_duplicate_state(struct drm_plane *plane) > > > > if (dm_plane_state->degamma_lut) > > drm_property_blob_get(dm_plane_state->degamma_lut); > > + if (dm_plane_state->ctm) > > + drm_property_blob_get(dm_plane_state->ctm); > > if (dm_plane_state->shaper_lut) > > drm_property_blob_get(dm_plane_state->shaper_lut); > > if (dm_plane_state->lut3d) > > @@ -1436,6 +1438,8 @@ static void dm_drm_plane_destroy_state(struct drm_plane *plane, > > > > if (dm_plane_state->degamma_lut) > > drm_property_blob_put(dm_plane_state->degamma_lut); > > + if (dm_plane_state->ctm) > > + drm_property_blob_put(dm_plane_state->ctm); > > if (dm_plane_state->lut3d) > > drm_property_blob_put(dm_plane_state->lut3d); > > if (dm_plane_state->shaper_lut) > > @@ -1473,6 +1477,11 @@ dm_atomic_plane_attach_color_mgmt_properties(struct amdgpu_display_manager *dm, > > dm->adev->mode_info.plane_hdr_mult_property, > > AMDGPU_HDR_MULT_DEFAULT); > > > > + /* Only enable plane CTM if both DPP and MPC gamut remap is available. */ > > + if (dm->dc->caps.color.mpc.gamut_remap) > > + drm_object_attach_property(&plane->base, > > + dm->adev->mode_info.plane_ctm_property, 0); > > + > > if (dpp_color_caps.hw_3d_lut) { > > drm_object_attach_property(&plane->base, > > mode_info.plane_shaper_lut_property, 0); > > @@ -1530,6 +1539,14 @@ dm_atomic_plane_set_property(struct drm_plane *plane, > > dm_plane_state->hdr_mult = val; > > dm_plane_state->base.color_mgmt_changed = 1; > > } > > + } else if (property == adev->mode_info.plane_ctm_property) { > > + ret = drm_property_replace_blob_from_id(plane->dev, > > + &dm_plane_state->ctm, > > + val, > > + sizeof(struct drm_color_ctm), -1, > > + &replaced); > > + dm_plane_state->base.color_mgmt_changed |= replaced; > > + return ret; > > } else if (property == adev->mode_info.plane_shaper_lut_property) { > > ret = drm_property_replace_blob_from_id(plane->dev, > > &dm_plane_state->shaper_lut, > > @@ -1591,6 +1608,9 @@ dm_atomic_plane_get_property(struct drm_plane *plane, > > *val = dm_plane_state->degamma_tf; > > } else if (property == adev->mode_info.plane_hdr_mult_property) { > > *val = dm_plane_state->hdr_mult; > > + } else if (property == adev->mode_info.plane_ctm_property) { > > + *val = (dm_plane_state->ctm) ? > > + dm_plane_state->ctm->base.id : 0; > > } else if (property == adev->mode_info.plane_shaper_lut_property) { > > *val = (dm_plane_state->shaper_lut) ? > > dm_plane_state->shaper_lut->base.id : 0; >