Received: by 2002:a05:7412:31a9:b0:e2:908c:2ebd with SMTP id et41csp748641rdb; Fri, 8 Sep 2023 15:31:00 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE0GXNJbEl4DmuwYjVyLxtTu3higqH3urPBq1HTGDFjIBs2w8AerOR6eCZNUEbRVMO+ojUM X-Received: by 2002:aca:1b06:0:b0:3a7:77ff:63a3 with SMTP id b6-20020aca1b06000000b003a777ff63a3mr3725428oib.30.1694212259937; Fri, 08 Sep 2023 15:30:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694212259; cv=none; d=google.com; s=arc-20160816; b=OROKVwwEPu4Bv4b8NgUlF/msd1HUi0bdCIi7HubX0Niy/06vPvRgAt+aI+79rfb+sm dXjBDURlI2F0wXetRMsK9OfPy4rGaiqA3WWEUUVmwPrWxq0IruV03iy/SkwGB1J09yOs r48NcEa2q61/N5OhUYEDHEkRMt00TiN/nJ1KKHt7KBb2mpEX0TmbU4lqONNg0p2uHkyz VPs9WmVmhHLzNEPaZMWeZvfeYb8X4r/iqBrhvgjiiQTsEY4b7HD37z/Ws6cHucqO++zG Xfd7JLnjUTbeD5wEfrmzrJpYmFa9tkVa8WLGcF9J0N4gF6CftbYfkKO0BTXIQXB2qkrN /eIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:user-agent :content-transfer-encoding:references:in-reply-to:date:cc:to:from :subject:message-id; bh=szngNtv86c1flDdPWn8J9H4pGYB11++QPFamYlX67pA=; fh=u1GudbotdQtrrdoponPbygohCWz5bLiWgHE6vr+XNcU=; b=nEsH7U5w6+wTAYsVkm2p9MsAVyKX15bFnkGt4ISA8fphc62yKqLhSbe3ouiimPHZen /ULmf+OMa/vm3wkmgXJtLPrgeyVImX3nv2aOEQqECZKjNfOlRqvsMRdB0d9Zu0ki2Hba uZ0Q6OjyUvlmoEM525G+XN/yZ6Qbmua/N9VVVCFMuopUh/SEe86KFPjYB2Ulq/XYtXkP Rz9+HQtKqjC5WuK3SdxXas65mlWiF85Mh4obmZXXmmBqVw3FOLCD5/ZzDmWG+/M8ZU2I CvEfF5riH2xQBTaVLM6pHONqK0BGZU15cfyMf21EB2Ng/BWUfULwYHQylvgnoNdGSlo1 5ZjA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id c5-20020a631c05000000b00543e355adb5si2038887pgc.294.2023.09.08.15.30.44; Fri, 08 Sep 2023 15:30:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241411AbjIHKIJ convert rfc822-to-8bit (ORCPT + 99 others); Fri, 8 Sep 2023 06:08:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34332 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240603AbjIHKIH (ORCPT ); Fri, 8 Sep 2023 06:08:07 -0400 Received: from outpost1.zedat.fu-berlin.de (outpost1.zedat.fu-berlin.de [130.133.4.66]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E6B161BDD; Fri, 8 Sep 2023 03:07:50 -0700 (PDT) Received: from inpost2.zedat.fu-berlin.de ([130.133.4.69]) by outpost.zedat.fu-berlin.de (Exim 4.95) with esmtps (TLS1.3) tls TLS_AES_256_GCM_SHA384 (envelope-from ) id 1qeYHC-000ZOB-Oi; Fri, 08 Sep 2023 11:59:46 +0200 Received: from p5b13a40a.dip0.t-ipconnect.de ([91.19.164.10] helo=[192.168.178.81]) by inpost2.zedat.fu-berlin.de (Exim 4.95) with esmtpsa (TLS1.3) tls TLS_AES_256_GCM_SHA384 (envelope-from ) id 1qeYHC-001mKI-Fa; Fri, 08 Sep 2023 11:59:46 +0200 Message-ID: Subject: Re: [PATCH 1/4] sh: remove stale microdev board From: John Paul Adrian Glaubitz To: Arnd Bergmann Cc: linux-sh@vger.kernel.org, Rich Felker , Yoshinori Sato , Geert Uytterhoeven , linux-kernel@vger.kernel.org, Arnd Bergmann Date: Fri, 08 Sep 2023 11:59:45 +0200 In-Reply-To: <20230802184849.1019466-1-arnd@kernel.org> References: <20230802184849.1019466-1-arnd@kernel.org> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8BIT User-Agent: Evolution 3.48.4 MIME-Version: 1.0 X-Original-Sender: glaubitz@physik.fu-berlin.de X-Originating-IP: 91.19.164.10 X-ZEDAT-Hint: PO X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_BLOCKED,RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 2023-08-02 at 20:48 +0200, Arnd Bergmann wrote: > From: Arnd Bergmann > > This board was an early prototype platform for early SH4 CPUs and related > to the already removed SH5 cayman platform. > > The microdev board itself has been kept in the tree for this long despite > being in a bad shape even 20 years ago when it got merged, with no working > PCI support and ugly workarounds for its I/O port implementation that > try to emulate PC style peripheral access despite being quite different > in reality. > > As far as I can tell, the ethernet, display, USB and PCI devices on it > already broke at some point (afbb9d8d5266b, 46bc85872040a), so I > think we can just remove it entirely. > > Link: https://lore.kernel.org/lkml/09094baf-dadf-4bce-9f63-f2a1f255f9a8@app.fastmail.com/ > Signed-off-by: Arnd Bergmann > --- > arch/sh/Kconfig | 3 +- > arch/sh/boards/Kconfig | 7 - > arch/sh/boards/Makefile | 1 - > arch/sh/boards/mach-microdev/Makefile | 6 - > arch/sh/boards/mach-microdev/fdc37c93xapm.c | 157 ---------------- > arch/sh/boards/mach-microdev/io.c | 123 ------------ > arch/sh/boards/mach-microdev/irq.c | 150 --------------- > arch/sh/boards/mach-microdev/setup.c | 197 -------------------- > arch/sh/configs/microdev_defconfig | 42 ----- > arch/sh/include/mach-common/mach/microdev.h | 69 ------- > drivers/net/ethernet/smsc/smc91x.h | 19 -- > 11 files changed, 1 insertion(+), 773 deletions(-) > delete mode 100644 arch/sh/boards/mach-microdev/Makefile > delete mode 100644 arch/sh/boards/mach-microdev/fdc37c93xapm.c > delete mode 100644 arch/sh/boards/mach-microdev/io.c > delete mode 100644 arch/sh/boards/mach-microdev/irq.c > delete mode 100644 arch/sh/boards/mach-microdev/setup.c > delete mode 100644 arch/sh/configs/microdev_defconfig > delete mode 100644 arch/sh/include/mach-common/mach/microdev.h > > diff --git a/arch/sh/Kconfig b/arch/sh/Kconfig > index 33530b044953c..d3df67f215ca5 100644 > --- a/arch/sh/Kconfig > +++ b/arch/sh/Kconfig > @@ -124,8 +124,7 @@ config ARCH_HAS_ILOG2_U64 > > config NO_IOPORT_MAP > def_bool !PCI > - depends on !SH_SH4202_MICRODEV && !SH_SHMIN && !SH_HP6XX && \ > - !SH_SOLUTION_ENGINE > + depends on !SH_SHMIN && !SH_HP6XX && !SH_SOLUTION_ENGINE > > config IO_TRAPPED > bool > diff --git a/arch/sh/boards/Kconfig b/arch/sh/boards/Kconfig > index fafe15d3ba1dc..109bec4dad94a 100644 > --- a/arch/sh/boards/Kconfig > +++ b/arch/sh/boards/Kconfig > @@ -289,13 +289,6 @@ config SH_EDOSK7760 > Select if configuring for a Renesas EDOSK7760 > evaluation board. > > -config SH_SH4202_MICRODEV > - bool "SH4-202 MicroDev" > - depends on CPU_SUBTYPE_SH4_202 > - help > - Select SH4-202 MicroDev if configuring for a SuperH MicroDev board > - with an SH4-202 CPU. > - > config SH_LANDISK > bool "LANDISK" > depends on CPU_SUBTYPE_SH7751R > diff --git a/arch/sh/boards/Makefile b/arch/sh/boards/Makefile > index b57219436ace3..fbbc350ca8542 100644 > --- a/arch/sh/boards/Makefile > +++ b/arch/sh/boards/Makefile > @@ -33,7 +33,6 @@ obj-$(CONFIG_SH_SDK7780) += mach-sdk7780/ > obj-$(CONFIG_SH_SDK7786) += mach-sdk7786/ > obj-$(CONFIG_SH_X3PROTO) += mach-x3proto/ > obj-$(CONFIG_SH_SH7763RDP) += mach-sh7763rdp/ > -obj-$(CONFIG_SH_SH4202_MICRODEV)+= mach-microdev/ > obj-$(CONFIG_SH_LANDISK) += mach-landisk/ > obj-$(CONFIG_SH_LBOX_RE2) += mach-lboxre2/ > obj-$(CONFIG_SH_RSK) += mach-rsk/ > diff --git a/arch/sh/boards/mach-microdev/Makefile b/arch/sh/boards/mach-microdev/Makefile > deleted file mode 100644 > index 05c5698dcad02..0000000000000 > --- a/arch/sh/boards/mach-microdev/Makefile > +++ /dev/null > @@ -1,6 +0,0 @@ > -# SPDX-License-Identifier: GPL-2.0 > -# > -# Makefile for the SuperH MicroDev specific parts of the kernel > -# > - > -obj-y := setup.o irq.o io.o fdc37c93xapm.o > diff --git a/arch/sh/boards/mach-microdev/fdc37c93xapm.c b/arch/sh/boards/mach-microdev/fdc37c93xapm.c > deleted file mode 100644 > index 2a04f72dd1457..0000000000000 > --- a/arch/sh/boards/mach-microdev/fdc37c93xapm.c > +++ /dev/null > @@ -1,157 +0,0 @@ > -// SPDX-License-Identifier: GPL-2.0 > -/* > - * Setup for the SMSC FDC37C93xAPM > - * > - * Copyright (C) 2003 Sean McGoogan (Sean.McGoogan@superh.com) > - * Copyright (C) 2003, 2004 SuperH, Inc. > - * Copyright (C) 2004, 2005 Paul Mundt > - * > - * SuperH SH4-202 MicroDev board support. > - */ > -#include > -#include > -#include > -#include > -#include > - > -#define SMSC_CONFIG_PORT_ADDR (0x3F0) > -#define SMSC_INDEX_PORT_ADDR SMSC_CONFIG_PORT_ADDR > -#define SMSC_DATA_PORT_ADDR (SMSC_INDEX_PORT_ADDR + 1) > - > -#define SMSC_ENTER_CONFIG_KEY 0x55 > -#define SMSC_EXIT_CONFIG_KEY 0xaa > - > -#define SMCS_LOGICAL_DEV_INDEX 0x07 /* Logical Device Number */ > -#define SMSC_DEVICE_ID_INDEX 0x20 /* Device ID */ > -#define SMSC_DEVICE_REV_INDEX 0x21 /* Device Revision */ > -#define SMSC_ACTIVATE_INDEX 0x30 /* Activate */ > -#define SMSC_PRIMARY_BASE_INDEX 0x60 /* Primary Base Address */ > -#define SMSC_SECONDARY_BASE_INDEX 0x62 /* Secondary Base Address */ > -#define SMSC_PRIMARY_INT_INDEX 0x70 /* Primary Interrupt Select */ > -#define SMSC_SECONDARY_INT_INDEX 0x72 /* Secondary Interrupt Select */ > -#define SMSC_HDCS0_INDEX 0xf0 /* HDCS0 Address Decoder */ > -#define SMSC_HDCS1_INDEX 0xf1 /* HDCS1 Address Decoder */ > - > -#define SMSC_IDE1_DEVICE 1 /* IDE #1 logical device */ > -#define SMSC_IDE2_DEVICE 2 /* IDE #2 logical device */ > -#define SMSC_PARALLEL_DEVICE 3 /* Parallel Port logical device */ > -#define SMSC_SERIAL1_DEVICE 4 /* Serial #1 logical device */ > -#define SMSC_SERIAL2_DEVICE 5 /* Serial #2 logical device */ > -#define SMSC_KEYBOARD_DEVICE 7 /* Keyboard logical device */ > -#define SMSC_CONFIG_REGISTERS 8 /* Configuration Registers (Aux I/O) */ > - > -#define SMSC_READ_INDEXED(index) ({ \ > - outb((index), SMSC_INDEX_PORT_ADDR); \ > - inb(SMSC_DATA_PORT_ADDR); }) > -#define SMSC_WRITE_INDEXED(val, index) ({ \ > - outb((index), SMSC_INDEX_PORT_ADDR); \ > - outb((val), SMSC_DATA_PORT_ADDR); }) > - > -#define IDE1_PRIMARY_BASE 0x01f0 /* Task File Registe base for IDE #1 */ > -#define IDE1_SECONDARY_BASE 0x03f6 /* Miscellaneous AT registers for IDE #1 */ > -#define IDE2_PRIMARY_BASE 0x0170 /* Task File Registe base for IDE #2 */ > -#define IDE2_SECONDARY_BASE 0x0376 /* Miscellaneous AT registers for IDE #2 */ > - > -#define SERIAL1_PRIMARY_BASE 0x03f8 > -#define SERIAL2_PRIMARY_BASE 0x02f8 > - > -#define MSB(x) ( (x) >> 8 ) > -#define LSB(x) ( (x) & 0xff ) > - > - /* General-Purpose base address on CPU-board FPGA */ > -#define MICRODEV_FPGA_GP_BASE 0xa6100000ul > - > -static int __init smsc_superio_setup(void) > -{ > - > - unsigned char devid, devrev; > - > - /* Initially the chip is in run state */ > - /* Put it into configuration state */ > - outb(SMSC_ENTER_CONFIG_KEY, SMSC_CONFIG_PORT_ADDR); > - > - /* Read device ID info */ > - devid = SMSC_READ_INDEXED(SMSC_DEVICE_ID_INDEX); > - devrev = SMSC_READ_INDEXED(SMSC_DEVICE_REV_INDEX); > - > - if ((devid == 0x30) && (devrev == 0x01)) > - printk("SMSC FDC37C93xAPM SuperIO device detected\n"); > - else > - return -ENODEV; > - > - /* Select the keyboard device */ > - SMSC_WRITE_INDEXED(SMSC_KEYBOARD_DEVICE, SMCS_LOGICAL_DEV_INDEX); > - /* enable it */ > - SMSC_WRITE_INDEXED(1, SMSC_ACTIVATE_INDEX); > - /* enable the interrupts */ > - SMSC_WRITE_INDEXED(MICRODEV_FPGA_IRQ_KEYBOARD, SMSC_PRIMARY_INT_INDEX); > - SMSC_WRITE_INDEXED(MICRODEV_FPGA_IRQ_MOUSE, SMSC_SECONDARY_INT_INDEX); > - > - /* Select the Serial #1 device */ > - SMSC_WRITE_INDEXED(SMSC_SERIAL1_DEVICE, SMCS_LOGICAL_DEV_INDEX); > - /* enable it */ > - SMSC_WRITE_INDEXED(1, SMSC_ACTIVATE_INDEX); > - /* program with port addresses */ > - SMSC_WRITE_INDEXED(MSB(SERIAL1_PRIMARY_BASE), SMSC_PRIMARY_BASE_INDEX+0); > - SMSC_WRITE_INDEXED(LSB(SERIAL1_PRIMARY_BASE), SMSC_PRIMARY_BASE_INDEX+1); > - SMSC_WRITE_INDEXED(0x00, SMSC_HDCS0_INDEX); > - /* enable the interrupts */ > - SMSC_WRITE_INDEXED(MICRODEV_FPGA_IRQ_SERIAL1, SMSC_PRIMARY_INT_INDEX); > - > - /* Select the Serial #2 device */ > - SMSC_WRITE_INDEXED(SMSC_SERIAL2_DEVICE, SMCS_LOGICAL_DEV_INDEX); > - /* enable it */ > - SMSC_WRITE_INDEXED(1, SMSC_ACTIVATE_INDEX); > - /* program with port addresses */ > - SMSC_WRITE_INDEXED(MSB(SERIAL2_PRIMARY_BASE), SMSC_PRIMARY_BASE_INDEX+0); > - SMSC_WRITE_INDEXED(LSB(SERIAL2_PRIMARY_BASE), SMSC_PRIMARY_BASE_INDEX+1); > - SMSC_WRITE_INDEXED(0x00, SMSC_HDCS0_INDEX); > - /* enable the interrupts */ > - SMSC_WRITE_INDEXED(MICRODEV_FPGA_IRQ_SERIAL2, SMSC_PRIMARY_INT_INDEX); > - > - /* Select the IDE#1 device */ > - SMSC_WRITE_INDEXED(SMSC_IDE1_DEVICE, SMCS_LOGICAL_DEV_INDEX); > - /* enable it */ > - SMSC_WRITE_INDEXED(1, SMSC_ACTIVATE_INDEX); > - /* program with port addresses */ > - SMSC_WRITE_INDEXED(MSB(IDE1_PRIMARY_BASE), SMSC_PRIMARY_BASE_INDEX+0); > - SMSC_WRITE_INDEXED(LSB(IDE1_PRIMARY_BASE), SMSC_PRIMARY_BASE_INDEX+1); > - SMSC_WRITE_INDEXED(MSB(IDE1_SECONDARY_BASE), SMSC_SECONDARY_BASE_INDEX+0); > - SMSC_WRITE_INDEXED(LSB(IDE1_SECONDARY_BASE), SMSC_SECONDARY_BASE_INDEX+1); > - SMSC_WRITE_INDEXED(0x0c, SMSC_HDCS0_INDEX); > - SMSC_WRITE_INDEXED(0x00, SMSC_HDCS1_INDEX); > - /* select the interrupt */ > - SMSC_WRITE_INDEXED(MICRODEV_FPGA_IRQ_IDE1, SMSC_PRIMARY_INT_INDEX); > - > - /* Select the IDE#2 device */ > - SMSC_WRITE_INDEXED(SMSC_IDE2_DEVICE, SMCS_LOGICAL_DEV_INDEX); > - /* enable it */ > - SMSC_WRITE_INDEXED(1, SMSC_ACTIVATE_INDEX); > - /* program with port addresses */ > - SMSC_WRITE_INDEXED(MSB(IDE2_PRIMARY_BASE), SMSC_PRIMARY_BASE_INDEX+0); > - SMSC_WRITE_INDEXED(LSB(IDE2_PRIMARY_BASE), SMSC_PRIMARY_BASE_INDEX+1); > - SMSC_WRITE_INDEXED(MSB(IDE2_SECONDARY_BASE), SMSC_SECONDARY_BASE_INDEX+0); > - SMSC_WRITE_INDEXED(LSB(IDE2_SECONDARY_BASE), SMSC_SECONDARY_BASE_INDEX+1); > - /* select the interrupt */ > - SMSC_WRITE_INDEXED(MICRODEV_FPGA_IRQ_IDE2, SMSC_PRIMARY_INT_INDEX); > - > - /* Select the configuration registers */ > - SMSC_WRITE_INDEXED(SMSC_CONFIG_REGISTERS, SMCS_LOGICAL_DEV_INDEX); > - /* enable the appropriate GPIO pins for IDE functionality: > - * bit[0] In/Out 1==input; 0==output > - * bit[1] Polarity 1==invert; 0==no invert > - * bit[2] Int Enb #1 1==Enable Combined IRQ #1; 0==disable > - * bit[3:4] Function Select 00==original; 01==Alternate Function #1 > - */ > - SMSC_WRITE_INDEXED(0x00, 0xc2); /* GP42 = nIDE1_OE */ > - SMSC_WRITE_INDEXED(0x01, 0xc5); /* GP45 = IDE1_IRQ */ > - SMSC_WRITE_INDEXED(0x00, 0xc6); /* GP46 = nIOROP */ > - SMSC_WRITE_INDEXED(0x00, 0xc7); /* GP47 = nIOWOP */ > - SMSC_WRITE_INDEXED(0x08, 0xe8); /* GP20 = nIDE2_OE */ > - > - /* Exit the configuration state */ > - outb(SMSC_EXIT_CONFIG_KEY, SMSC_CONFIG_PORT_ADDR); > - > - return 0; > -} > -device_initcall(smsc_superio_setup); > diff --git a/arch/sh/boards/mach-microdev/io.c b/arch/sh/boards/mach-microdev/io.c > deleted file mode 100644 > index a76c12721e63d..0000000000000 > --- a/arch/sh/boards/mach-microdev/io.c > +++ /dev/null > @@ -1,123 +0,0 @@ > -// SPDX-License-Identifier: GPL-2.0 > -/* > - * linux/arch/sh/boards/superh/microdev/io.c > - * > - * Copyright (C) 2003 Sean McGoogan (Sean.McGoogan@superh.com) > - * Copyright (C) 2003, 2004 SuperH, Inc. > - * Copyright (C) 2004 Paul Mundt > - * > - * SuperH SH4-202 MicroDev board support. > - */ > - > -#include > -#include > -#include > -#include > -#include > - > - /* > - * we need to have a 'safe' address to re-direct all I/O requests > - * that we do not explicitly wish to handle. This safe address > - * must have the following properies: > - * > - * * writes are ignored (no exception) > - * * reads are benign (no side-effects) > - * * accesses of width 1, 2 and 4-bytes are all valid. > - * > - * The Processor Version Register (PVR) has these properties. > - */ > -#define PVR 0xff000030 /* Processor Version Register */ > - > - > -#define IO_IDE2_BASE 0x170ul /* I/O base for SMSC FDC37C93xAPM IDE #2 */ > -#define IO_IDE1_BASE 0x1f0ul /* I/O base for SMSC FDC37C93xAPM IDE #1 */ > -#define IO_ISP1161_BASE 0x290ul /* I/O port for Philips ISP1161x USB chip */ > -#define IO_SERIAL2_BASE 0x2f8ul /* I/O base for SMSC FDC37C93xAPM Serial #2 */ > -#define IO_LAN91C111_BASE 0x300ul /* I/O base for SMSC LAN91C111 Ethernet chip */ > -#define IO_IDE2_MISC 0x376ul /* I/O misc for SMSC FDC37C93xAPM IDE #2 */ > -#define IO_SUPERIO_BASE 0x3f0ul /* I/O base for SMSC FDC37C93xAPM SuperIO chip */ > -#define IO_IDE1_MISC 0x3f6ul /* I/O misc for SMSC FDC37C93xAPM IDE #1 */ > -#define IO_SERIAL1_BASE 0x3f8ul /* I/O base for SMSC FDC37C93xAPM Serial #1 */ > - > -#define IO_ISP1161_EXTENT 0x04ul /* I/O extent for Philips ISP1161x USB chip */ > -#define IO_LAN91C111_EXTENT 0x10ul /* I/O extent for SMSC LAN91C111 Ethernet chip */ > -#define IO_SUPERIO_EXTENT 0x02ul /* I/O extent for SMSC FDC37C93xAPM SuperIO chip */ > -#define IO_IDE_EXTENT 0x08ul /* I/O extent for IDE Task Register set */ > -#define IO_SERIAL_EXTENT 0x10ul > - > -#define IO_LAN91C111_PHYS 0xa7500000ul /* Physical address of SMSC LAN91C111 Ethernet chip */ > -#define IO_ISP1161_PHYS 0xa7700000ul /* Physical address of Philips ISP1161x USB chip */ > -#define IO_SUPERIO_PHYS 0xa7800000ul /* Physical address of SMSC FDC37C93xAPM SuperIO chip */ > - > -/* > - * map I/O ports to memory-mapped addresses > - */ > -void __iomem *microdev_ioport_map(unsigned long offset, unsigned int len) > -{ > - unsigned long result; > - > - if ((offset >= IO_LAN91C111_BASE) && > - (offset < IO_LAN91C111_BASE + IO_LAN91C111_EXTENT)) { > - /* > - * SMSC LAN91C111 Ethernet chip > - */ > - result = IO_LAN91C111_PHYS + offset - IO_LAN91C111_BASE; > - } else if ((offset >= IO_SUPERIO_BASE) && > - (offset < IO_SUPERIO_BASE + IO_SUPERIO_EXTENT)) { > - /* > - * SMSC FDC37C93xAPM SuperIO chip > - * > - * Configuration Registers > - */ > - result = IO_SUPERIO_PHYS + (offset << 1); > - } else if (((offset >= IO_IDE1_BASE) && > - (offset < IO_IDE1_BASE + IO_IDE_EXTENT)) || > - (offset == IO_IDE1_MISC)) { > - /* > - * SMSC FDC37C93xAPM SuperIO chip > - * > - * IDE #1 > - */ > - result = IO_SUPERIO_PHYS + (offset << 1); > - } else if (((offset >= IO_IDE2_BASE) && > - (offset < IO_IDE2_BASE + IO_IDE_EXTENT)) || > - (offset == IO_IDE2_MISC)) { > - /* > - * SMSC FDC37C93xAPM SuperIO chip > - * > - * IDE #2 > - */ > - result = IO_SUPERIO_PHYS + (offset << 1); > - } else if ((offset >= IO_SERIAL1_BASE) && > - (offset < IO_SERIAL1_BASE + IO_SERIAL_EXTENT)) { > - /* > - * SMSC FDC37C93xAPM SuperIO chip > - * > - * Serial #1 > - */ > - result = IO_SUPERIO_PHYS + (offset << 1); > - } else if ((offset >= IO_SERIAL2_BASE) && > - (offset < IO_SERIAL2_BASE + IO_SERIAL_EXTENT)) { > - /* > - * SMSC FDC37C93xAPM SuperIO chip > - * > - * Serial #2 > - */ > - result = IO_SUPERIO_PHYS + (offset << 1); > - } else if ((offset >= IO_ISP1161_BASE) && > - (offset < IO_ISP1161_BASE + IO_ISP1161_EXTENT)) { > - /* > - * Philips USB ISP1161x chip > - */ > - result = IO_ISP1161_PHYS + offset - IO_ISP1161_BASE; > - } else { > - /* > - * safe default. > - */ > - printk("Warning: unexpected port in %s( offset = 0x%lx )\n", > - __func__, offset); > - result = PVR; > - } > - > - return (void __iomem *)result; > -} > diff --git a/arch/sh/boards/mach-microdev/irq.c b/arch/sh/boards/mach-microdev/irq.c > deleted file mode 100644 > index dc27492c83d76..0000000000000 > --- a/arch/sh/boards/mach-microdev/irq.c > +++ /dev/null > @@ -1,150 +0,0 @@ > -// SPDX-License-Identifier: GPL-2.0 > -/* > - * arch/sh/boards/superh/microdev/irq.c > - * > - * Copyright (C) 2003 Sean McGoogan (Sean.McGoogan@superh.com) > - * > - * SuperH SH4-202 MicroDev board support. > - */ > - > -#include > -#include > -#include > -#include > -#include > - > -#define NUM_EXTERNAL_IRQS 16 /* IRL0 .. IRL15 */ > - > -static const struct { > - unsigned char fpgaIrq; > - unsigned char mapped; > - const char *name; > -} fpgaIrqTable[NUM_EXTERNAL_IRQS] = { > - { 0, 0, "unused" }, /* IRQ #0 IRL=15 0x200 */ > - { MICRODEV_FPGA_IRQ_KEYBOARD, 1, "keyboard" }, /* IRQ #1 IRL=14 0x220 */ > - { MICRODEV_FPGA_IRQ_SERIAL1, 1, "Serial #1"}, /* IRQ #2 IRL=13 0x240 */ > - { MICRODEV_FPGA_IRQ_ETHERNET, 1, "Ethernet" }, /* IRQ #3 IRL=12 0x260 */ > - { MICRODEV_FPGA_IRQ_SERIAL2, 0, "Serial #2"}, /* IRQ #4 IRL=11 0x280 */ > - { 0, 0, "unused" }, /* IRQ #5 IRL=10 0x2a0 */ > - { 0, 0, "unused" }, /* IRQ #6 IRL=9 0x2c0 */ > - { MICRODEV_FPGA_IRQ_USB_HC, 1, "USB" }, /* IRQ #7 IRL=8 0x2e0 */ > - { MICRODEV_IRQ_PCI_INTA, 1, "PCI INTA" }, /* IRQ #8 IRL=7 0x300 */ > - { MICRODEV_IRQ_PCI_INTB, 1, "PCI INTB" }, /* IRQ #9 IRL=6 0x320 */ > - { MICRODEV_IRQ_PCI_INTC, 1, "PCI INTC" }, /* IRQ #10 IRL=5 0x340 */ > - { MICRODEV_IRQ_PCI_INTD, 1, "PCI INTD" }, /* IRQ #11 IRL=4 0x360 */ > - { MICRODEV_FPGA_IRQ_MOUSE, 1, "mouse" }, /* IRQ #12 IRL=3 0x380 */ > - { MICRODEV_FPGA_IRQ_IDE2, 1, "IDE #2" }, /* IRQ #13 IRL=2 0x3a0 */ > - { MICRODEV_FPGA_IRQ_IDE1, 1, "IDE #1" }, /* IRQ #14 IRL=1 0x3c0 */ > - { 0, 0, "unused" }, /* IRQ #15 IRL=0 0x3e0 */ > -}; > - > -#if (MICRODEV_LINUX_IRQ_KEYBOARD != 1) > -# error Inconsistancy in defining the IRQ# for Keyboard! > -#endif > - > -#if (MICRODEV_LINUX_IRQ_ETHERNET != 3) > -# error Inconsistancy in defining the IRQ# for Ethernet! > -#endif > - > -#if (MICRODEV_LINUX_IRQ_USB_HC != 7) > -# error Inconsistancy in defining the IRQ# for USB! > -#endif > - > -#if (MICRODEV_LINUX_IRQ_MOUSE != 12) > -# error Inconsistancy in defining the IRQ# for PS/2 Mouse! > -#endif > - > -#if (MICRODEV_LINUX_IRQ_IDE2 != 13) > -# error Inconsistancy in defining the IRQ# for secondary IDE! > -#endif > - > -#if (MICRODEV_LINUX_IRQ_IDE1 != 14) > -# error Inconsistancy in defining the IRQ# for primary IDE! > -#endif > - > -static void disable_microdev_irq(struct irq_data *data) > -{ > - unsigned int irq = data->irq; > - unsigned int fpgaIrq; > - > - if (irq >= NUM_EXTERNAL_IRQS) > - return; > - if (!fpgaIrqTable[irq].mapped) > - return; > - > - fpgaIrq = fpgaIrqTable[irq].fpgaIrq; > - > - /* disable interrupts on the FPGA INTC register */ > - __raw_writel(MICRODEV_FPGA_INTC_MASK(fpgaIrq), MICRODEV_FPGA_INTDSB_REG); > -} > - > -static void enable_microdev_irq(struct irq_data *data) > -{ > - unsigned int irq = data->irq; > - unsigned long priorityReg, priorities, pri; > - unsigned int fpgaIrq; > - > - if (unlikely(irq >= NUM_EXTERNAL_IRQS)) > - return; > - if (unlikely(!fpgaIrqTable[irq].mapped)) > - return; > - > - pri = 15 - irq; > - > - fpgaIrq = fpgaIrqTable[irq].fpgaIrq; > - priorityReg = MICRODEV_FPGA_INTPRI_REG(fpgaIrq); > - > - /* set priority for the interrupt */ > - priorities = __raw_readl(priorityReg); > - priorities &= ~MICRODEV_FPGA_INTPRI_MASK(fpgaIrq); > - priorities |= MICRODEV_FPGA_INTPRI_LEVEL(fpgaIrq, pri); > - __raw_writel(priorities, priorityReg); > - > - /* enable interrupts on the FPGA INTC register */ > - __raw_writel(MICRODEV_FPGA_INTC_MASK(fpgaIrq), MICRODEV_FPGA_INTENB_REG); > -} > - > -static struct irq_chip microdev_irq_type = { > - .name = "MicroDev-IRQ", > - .irq_unmask = enable_microdev_irq, > - .irq_mask = disable_microdev_irq, > -}; > - > -/* This function sets the desired irq handler to be a MicroDev type */ > -static void __init make_microdev_irq(unsigned int irq) > -{ > - disable_irq_nosync(irq); > - irq_set_chip_and_handler(irq, µdev_irq_type, handle_level_irq); > - disable_microdev_irq(irq_get_irq_data(irq)); > -} > - > -extern void __init init_microdev_irq(void) > -{ > - int i; > - > - /* disable interrupts on the FPGA INTC register */ > - __raw_writel(~0ul, MICRODEV_FPGA_INTDSB_REG); > - > - for (i = 0; i < NUM_EXTERNAL_IRQS; i++) > - make_microdev_irq(i); > -} > - > -extern void microdev_print_fpga_intc_status(void) > -{ > - volatile unsigned int * const intenb = (unsigned int*)MICRODEV_FPGA_INTENB_REG; > - volatile unsigned int * const intdsb = (unsigned int*)MICRODEV_FPGA_INTDSB_REG; > - volatile unsigned int * const intpria = (unsigned int*)MICRODEV_FPGA_INTPRI_REG(0); > - volatile unsigned int * const intprib = (unsigned int*)MICRODEV_FPGA_INTPRI_REG(8); > - volatile unsigned int * const intpric = (unsigned int*)MICRODEV_FPGA_INTPRI_REG(16); > - volatile unsigned int * const intprid = (unsigned int*)MICRODEV_FPGA_INTPRI_REG(24); > - volatile unsigned int * const intsrc = (unsigned int*)MICRODEV_FPGA_INTSRC_REG; > - volatile unsigned int * const intreq = (unsigned int*)MICRODEV_FPGA_INTREQ_REG; > - > - printk("-------------------------- microdev_print_fpga_intc_status() ------------------\n"); > - printk("FPGA_INTENB = 0x%08x\n", *intenb); > - printk("FPGA_INTDSB = 0x%08x\n", *intdsb); > - printk("FPGA_INTSRC = 0x%08x\n", *intsrc); > - printk("FPGA_INTREQ = 0x%08x\n", *intreq); > - printk("FPGA_INTPRI[3..0] = %08x:%08x:%08x:%08x\n", *intprid, *intpric, *intprib, *intpria); > - printk("-------------------------------------------------------------------------------\n"); > -} > diff --git a/arch/sh/boards/mach-microdev/setup.c b/arch/sh/boards/mach-microdev/setup.c > deleted file mode 100644 > index ee55eb2b4d791..0000000000000 > --- a/arch/sh/boards/mach-microdev/setup.c > +++ /dev/null > @@ -1,197 +0,0 @@ > -// SPDX-License-Identifier: GPL-2.0 > -/* > - * arch/sh/boards/superh/microdev/setup.c > - * > - * Copyright (C) 2003 Sean McGoogan (Sean.McGoogan@superh.com) > - * Copyright (C) 2003, 2004 SuperH, Inc. > - * Copyright (C) 2004, 2005 Paul Mundt > - * > - * SuperH SH4-202 MicroDev board support. > - */ > -#include > -#include > -#include > -#include