Received: by 2002:a05:7412:31a9:b0:e2:908c:2ebd with SMTP id et41csp3478531rdb; Wed, 13 Sep 2023 13:20:09 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFuXtKp5NMG6/Bl2MKXpndl+1duUNtnNyiuAVZnRGniBJXdPQ6Z0Yf+9i0x+1iFmzWNhJN7 X-Received: by 2002:a05:6a00:230b:b0:68e:3e5f:29bb with SMTP id h11-20020a056a00230b00b0068e3e5f29bbmr4343997pfh.27.1694636409493; Wed, 13 Sep 2023 13:20:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694636409; cv=none; d=google.com; s=arc-20160816; b=iHlShkQW0PfJ2RppZW9/ixHynhGF1/VO7svQcrpfxiVQxdjMK1V7KsSASFZ/cFkh3O Mfn+lFbecnmOAZqF3wV1q304+H7d1FpNa5TVT/+iYqLKyjLst38bRl9ep4Hoq6Ik7Mqg cSMDR7WMVs+MPXuB6chCvwG3bdxg+p04KLfSJSMiMzxq1q4z4dbRMx9KvuPODUstUfvE 6OGi6L50u4CVvL7gDbvHT+0knmSTZzf/6P4zH3J9s/C+1v/jDX5D4BQgjuuVOFtSxWFx I+RDa/FwDr/dSJLUR1Czc239YqXKuaQrCJrRgnzrHGUSWITXz1AT+icEqrHhLLMwbg2a zKUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=jbpQk+sIiCpU67p3JLXuIRgoFuzXmgtvS7MIJu39eyg=; fh=k9MDdq4NGcI4vjyKt7qbM1ZQyvKf8fYlx6j1VAtqGxM=; b=ZgbCKwMXcSB92FiTbH14U0SK/h7cFLX2/0w7JU5NlQeXkgrJNIn3P5HC46ucfeK1Py 9/iRJnKomNzP6iya6S0pBU4CHtPgPtHnOT4+pKFdzcSQWgXT2ggpDu1AQALpxJb5T2XH bGdjTZpyPo/DR87hiuUddFlRnhrH2E6sDfJ6QVVLIa/ZVdXSfbLt4UuarpRgOwp8EO2h n8ZINkE6IXLlWv7ya5XCbTIDXfFT7aqoBuhxvlN5Hqn1GDevwMFoaoRaYg1GaP5yi9SK rT9enDtQQLJK1ZZEOiLXm3t7/213JHua99JuRwMBreH/RjYL7ZCNn2oH8dcw8z8hs34O +Wew== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=SuuJTAmG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from howler.vger.email (howler.vger.email. [23.128.96.34]) by mx.google.com with ESMTPS id bx27-20020a056a02051b00b00565f24af89bsi11703864pgb.895.2023.09.13.13.20.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 Sep 2023 13:20:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) client-ip=23.128.96.34; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=SuuJTAmG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by howler.vger.email (Postfix) with ESMTP id DDB5B8078E3F; Wed, 13 Sep 2023 02:10:41 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at howler.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239246AbjIMJKj (ORCPT + 99 others); Wed, 13 Sep 2023 05:10:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35762 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230322AbjIMJKg (ORCPT ); Wed, 13 Sep 2023 05:10:36 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 99DC51999; Wed, 13 Sep 2023 02:10:32 -0700 (PDT) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 38D9AL7o122479; Wed, 13 Sep 2023 04:10:21 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1694596221; bh=jbpQk+sIiCpU67p3JLXuIRgoFuzXmgtvS7MIJu39eyg=; h=From:To:CC:Subject:Date; b=SuuJTAmGW39J3xbQjwrOoK0s17+MEcBeTgb0iZpi/AWHvcGuiqDxWxSVmdBDVQtAK ZUqiLcfxR0ctAsqQBpF4sI9AXvPK8CBylecpiGugizIXTzw/RjQE19E9mKPokDAg9r ebcXK0g9VDNKnjW1eUL2wm98fRNkgiVsmAALvFRk= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 38D9ALGD025826 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 13 Sep 2023 04:10:21 -0500 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 13 Sep 2023 04:10:20 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 13 Sep 2023 04:10:21 -0500 Received: from lelv0854.itg.ti.com (lelv0854.itg.ti.com [10.181.64.140]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 38D9AKMd074627; Wed, 13 Sep 2023 04:10:20 -0500 Received: from localhost (danish-tpc.dhcp.ti.com [10.24.69.199]) by lelv0854.itg.ti.com (8.14.7/8.14.7) with ESMTP id 38D9AK8Z022758; Wed, 13 Sep 2023 04:10:20 -0500 From: MD Danish Anwar To: Andrew Lunn , Roger Quadros , MD Danish Anwar , Conor Dooley , Krzysztof Kozlowski , Rob Herring , Paolo Abeni , Jakub Kicinski , Eric Dumazet , "David S. Miller" , Vignesh Raghavendra , Simon Horman CC: , , , , Subject: [PATCH net-next v3 0/2] Add Half Duplex support for ICSSG Driver Date: Wed, 13 Sep 2023 14:40:09 +0530 Message-ID: <20230913091011.2808202-1-danishanwar@ti.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Wed, 13 Sep 2023 02:10:42 -0700 (PDT) This series adds support for half duplex operation for ICSSG driver. In order to support half-duplex operation at 10M and 100M link speeds, the PHY collision detection signal (COL) should be routed to ICSSG GPIO pin (PRGx_PRU0/1_GPI10) so that firmware can detect collision signal and apply the CSMA/CD algorithm applicable for half duplex operation. A DT property, "ti,half-duplex-capable" is introduced for this purpose in the first patch of the series. If board has PHY COL pin conencted to PRGx_PRU1_GPIO10, this DT property can be added to eth node of ICSSG, MII port to support half duplex operation at that port. Second patch of the series configures driver to support half-duplex operation if the DT property "ti,half-duplex-capable" is enabled. This series addresses comments on [v2]. This series is based on the latest net-next/main. This series has no dependency. Changes from v1 to v2: *) Changed the description of "ti,half-duplex-capable" property as asked by Rob and Andrew to avoid confusion between capable and enable. Changes from v1 to v2: *) Dropped the RFC tag. *) Added RB tags of Andrew and Roger. [v1] https://lore.kernel.org/all/20230830113134.1226970-1-danishanwar@ti.com/ [v2] https://lore.kernel.org/all/20230911060200.2164771-1-danishanwar@ti.com/ Thanks and Regards, Md Danish Anwar MD Danish Anwar (2): dt-bindings: net: Add documentation for Half duplex support. net: ti: icssg-prueth: Add support for half duplex operation .../bindings/net/ti,icssg-prueth.yaml | 7 +++++++ drivers/net/ethernet/ti/icssg/icssg_config.c | 14 ++++++++++++++ drivers/net/ethernet/ti/icssg/icssg_prueth.c | 17 +++++++++++++++-- drivers/net/ethernet/ti/icssg/icssg_prueth.h | 2 ++ 4 files changed, 38 insertions(+), 2 deletions(-) -- 2.34.1