Received: by 2002:a05:7412:31a9:b0:e2:908c:2ebd with SMTP id et41csp3878237rdb; Thu, 14 Sep 2023 05:42:26 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE78GhUS+JZ4bozLwjjYC45Z+qPqotJOxwfBujiFWfcJRUharG8ibVJ404TvaeLDpzEGLCb X-Received: by 2002:a05:6830:22d1:b0:6bc:f6d0:87d4 with SMTP id q17-20020a05683022d100b006bcf6d087d4mr5979253otc.29.1694695346330; Thu, 14 Sep 2023 05:42:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694695346; cv=none; d=google.com; s=arc-20160816; b=oVz6i89a9wVPensIo+M2+LdSZ2weKBNpvB3q7QoCjNcm6HdvS2r0nzNfg/T/luFE0O iDchXiwkOGI0HskexCFPBXN+yzFyqK/EFfTmIag0OOxiHlfwIEwnxyrvcNr0UEyO/9DA sda30i7T54U1Q1/W4rewzed3olio1GHua5Fl16dLqz4q/FbEzuE3YdDf4nS4E7UdLVEE y9OsdnZAtmT4zBhG3gisCixgzGmAHTr2THhMkM+697q4913epD1XV+DWy0tERWh+PQfU CC+TWDBawDPTqkZafa/eteK5xB6Efp8/LGlSgonrq1paHphHv7sO2M94QuuzwR0cTdqj HMpw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=butueAIge6Ov8rwzgaD5r/52eeRZsCBsLLLn7+HfKtA=; fh=7xjKU1xkhmTazBlAQtMk+Chl7JSt/CUyagAgyiLWmTI=; b=b83reN9TeaATTONBtKNJ4nRWa28+qIhh8O/FScQJxRq92nrxMDNpC2NsHbcshBbTGr Pd9h0c7V7D5PRT2YskJz6leWgNC7GuxM3K8JOYjOip6Kea9LG0WJIjm2SzYsdYOE8iUs hZXzv3VseEzB8wdThBlFD+tdQ5VnuCdCQkueGeQHvpnUobYOm1MY8hT0y61LjQHMvoTV 3FN4ut9r0n4XEF6tcG2uKOkFwmd9bd/dfL6c8tCPW9kPeSBmmGVLbLRkdo/MKOnjsZ7E PlXgiVSMKVHpdUgxFSWlZQD2FvSVHXkXQqSoItm9nHiRCtkVJspOR3HolRhvZAIL7jQb XD+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=KNUk4K1W; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from groat.vger.email (groat.vger.email. [2620:137:e000::3:5]) by mx.google.com with ESMTPS id g192-20020a636bc9000000b00570979732e4si1418462pgc.392.2023.09.14.05.42.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Sep 2023 05:42:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) client-ip=2620:137:e000::3:5; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=KNUk4K1W; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 7F5F480BA7C8; Thu, 14 Sep 2023 01:06:26 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236169AbjINIGL (ORCPT + 99 others); Thu, 14 Sep 2023 04:06:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34792 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232458AbjINIGK (ORCPT ); Thu, 14 Sep 2023 04:06:10 -0400 Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.31]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C23959B for ; Thu, 14 Sep 2023 01:06:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1694678766; x=1726214766; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=OUuVgpvyi+bl7hSgliB32R/X66hb3hOtqm5qW0bf4Lw=; b=KNUk4K1WRynCO+4wCzKgR7OwghgSRAN4rMhrOSJpKMPLr2TYS3U6PjMr ma0Je+Q2mkYIE/DLzTOBeoHaGyHJ/zoRmwIUwGiyqCplseSlUTigN3f0S 0lWhzBdzFPkZJgL450LtaNW7IilXUZl++lPZCtdCXug2JGQRm2J3cCLoh 2F6ywbYQpaK5Si0BhKbRI8i+lXDEX4YrGjXMxafOBYTRveKjgACbWdrdC +GTACRwWp5tlz7Ox37FVcplak902aA5X8zhJAW+hCN6pi2ed0ZtwcIROz Xr93+jJLi+mv8Nf4i5gmtnnBv75qM0N61dugotHVWMgv7ghDdJUJA6k4k w==; X-IronPort-AV: E=McAfee;i="6600,9927,10832"; a="442917356" X-IronPort-AV: E=Sophos;i="6.02,145,1688454000"; d="scan'208";a="442917356" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Sep 2023 01:06:06 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10832"; a="887691603" X-IronPort-AV: E=Sophos;i="6.02,145,1688454000"; d="scan'208";a="887691603" Received: from sannilnx-dsk.jer.intel.com ([10.12.231.107]) by fmsmga001-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Sep 2023 01:05:31 -0700 From: Alexander Usyskin To: Greg Kroah-Hartman , Lucas De Marchi , Daniele Ceraolo Spurio , Rodrigo Vivi Cc: Tomas Winkler , Alexander Usyskin , Vitaly Lubart , intel-xe@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/4] drm/xe/gsc: add HECI2 register offsets Date: Thu, 14 Sep 2023 11:01:35 +0300 Message-Id: <20230914080138.4178295-2-alexander.usyskin@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230914080138.4178295-1-alexander.usyskin@intel.com> References: <20230914080138.4178295-1-alexander.usyskin@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Thu, 14 Sep 2023 01:06:27 -0700 (PDT) X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email From: Vitaly Lubart Add HECI2 register offsets for DG1 and DG2 to regs/xe_regs.h Signed-off-by: Vitaly Lubart Signed-off-by: Alexander Usyskin --- drivers/gpu/drm/xe/regs/xe_regs.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/drivers/gpu/drm/xe/regs/xe_regs.h b/drivers/gpu/drm/xe/regs/xe_regs.h index 39d7b0740bf0..4cbc3062cb9a 100644 --- a/drivers/gpu/drm/xe/regs/xe_regs.h +++ b/drivers/gpu/drm/xe/regs/xe_regs.h @@ -33,6 +33,10 @@ #define XEHPC_BCS6_RING_BASE 0x3ea000 #define XEHPC_BCS7_RING_BASE 0x3ec000 #define XEHPC_BCS8_RING_BASE 0x3ee000 + +#define DG1_GSC_HECI2_BASE 0x00259000 +#define DG2_GSC_HECI2_BASE 0x00374000 + #define GSCCS_RING_BASE 0x11a000 #define GT_WAIT_SEMAPHORE_INTERRUPT REG_BIT(11) #define GT_CONTEXT_SWITCH_INTERRUPT REG_BIT(8) -- 2.34.1