Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7;
From:   "larry.lai" <larry.lai@yunjingtech.com>
To:     lee@kernel.org, andriy.shevchenko@linux.intel.com,
        linus.walleij@linaro.org, pavel@ucw.cz
Cc:     linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,
        linux-leds@vger.kernel.org, GaryWang@aaeon.com.tw,
        musa.lin@yunjingtech.com, jack.chang@yunjingtech.com,
        noah.hung@yunjingtech.com, "larry.lai" <larry.lai@yunjingtech.com>
Subject: [PATCH V6 0/3] Add support control UP board CPLD/FPGA pin control
Date:   Fri, 15 Sep 2023 11:11:20 +0800
Message-Id: <20230915031123.14515-1-larry.lai@yunjingtech.com>
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?VJxbDAJFAx27Nud3nah4u7OuPu6The1SYc2+DNTbgnxnANWNwgvdse5fwZES?=
 =?us-ascii?Q?YpEIgtP8IP7zCNBleO++9gD50n5Z4iNFQKZWm9tl56LUaUiGze2G32LuN+Ko?=
 =?us-ascii?Q?tz3zcowUuODOcAecBtRMJxqqOikSZTEvhT8L+HL5sDR7vbNk+zpdQ2Lfw28D?=
 =?us-ascii?Q?toE8OexuV6vwsWMk9y/jaxQ2XSYycuoeJ7s7KaEcMcjTUR9mYq7Ghpb+pI9+?=
 =?us-ascii?Q?xXPZC/lNFMUCudvnnM55cKpAHHIokJdeLuyvBU7gHb/JZHizwZiA3rXPU2HU?=
 =?us-ascii?Q?PFtX+PL5XSSz5osDYfWrnWnXlYPZKMCtc5ZALyPx7yIRg3/nhCnNTA5oQSPh?=
 =?us-ascii?Q?nmrgK67yOAZuobw/d301LaX2QVKCvNuhJejoPa91mhj+HhZ77raa88vNdmyf?=
 =?us-ascii?Q?PdJSWO7CyiKAc9KRLAzpHDlEw69oeNzzOSzNqJBF0byf/ruNffyD4qHEyXLW?=
 =?us-ascii?Q?OoBuYowdacyBwl3XI+0XTlWKBnHF9uUJcVn2oNCEsYbqPo6zXsw5PSBsesok?=
 =?us-ascii?Q?G22o8CAdNBwXeQj5nm7VEf/WRRGuTkAIAzbvSCfmUZDxboWyklbYYif/cDgT?=
 =?us-ascii?Q?xhUg9v6BLrmifZo1PG7+k2aw7TcldexWqTJlnl6swfR4fw2AxrpRnFo8ZsMM?=
 =?us-ascii?Q?KLSd9otlX3j8iANBO/c/Pefoj4NcReTjiqbSB7HrjWaZxPOlcIognb4FYMSv?=
 =?us-ascii?Q?IdJiDkj2zb9ZT0i2rd+qhCnB5mlptiTEUAcR81dSvA1XpjIJWU10szo4JNTZ?=
 =?us-ascii?Q?yoEjPusK0qoEtQizFOcWMaHzsvbk3feCAOYPZ7KxrjXxU8clZZdQzn2YoDtB?=
 =?us-ascii?Q?1jRRl75rOuk14tQqPWgHSwLDwkO1dWuJY4BgWXJC9jItc3YcgGXzDTOHcD1w?=
 =?us-ascii?Q?YSQAxOxMYMiFzVXBq9sSA2/J/FdWX1X4JIT1YFEpZfh1Iljj/NDBNl98vR9w?=
 =?us-ascii?Q?LjXwmPXViKEOnc2QPymARYKyGBqqTQ+ZDi3Fn3pLpyX2UNHmtbTki/tJJvZJ?=
 =?us-ascii?Q?u6WcgENSmXNqO4BQ4xOzhmmmh7XbxEiqDknTd4S4uD+wukLJVDGa1dcCOYPj?=
 =?us-ascii?Q?3Lr9T6S1SRMlg7XRMEe35NScaVmTQq6D/tCWMnFeUuOZt4O3SB8Jr4QB1kLQ?=
 =?us-ascii?Q?gVsz1DTWKPOcuWGPCZV4Nu4Ne+NSqgYERwOv0n/X/aMYyQbW0sFeWu6A/2/V?=
 =?us-ascii?Q?SKwdot6kUt/ZIlSLqlIT9V0nsW6DtaSvNzyO9f89Sn8/n9zu0cfDajIiADQ+?=
 =?us-ascii?Q?JoVC6x3HUsZIIZgVvuCLmn1znfF+pygaotRN8OlHf42g+Fgy7BPG2GL83nfw?=
 =?us-ascii?Q?PMeNYGxKEZTPIxH8mL6SDdNYNF2BTXAs8ogrcqmq857+/sviYaTlmySXoTA+?=
 =?us-ascii?Q?F7WWALRh0QKZCP/A22lVffgVJXO2/JONX0cgoKTTr2c+QCQOjBpkeVeSJfz7?=
 =?us-ascii?Q?STV0w11CyHMXieCAM+3kuQXhUAzfdmnGxso7H6IHzFE9E9zveZ2vgbiOmNxV?=
 =?us-ascii?Q?/0Vnu/Uv84OxAvI85tA3zK01huN5CyYZak/HZQaLXc60SG4aaSBsV64JU1lm?=
 =?us-ascii?Q?S3HzeVGze/vPAtc72NCnNz/3Jsy5dZBabwMhg2WoFZOHuAKz+brIf1AMpyD2?=
 =?us-ascii?Q?jw=3D=3D?=
X-OriginatorOrg: yunjingtech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 9e2bdad6-4dcb-43c7-4f65-08dbb5998894
X-MS-Exchange-CrossTenant-AuthSource: SEYPR06MB6507.apcprd06.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Sep 2023 03:12:03.1254
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: be2d5505-f7e6-4600-bbe2-b3201c91b344
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: XKCkUQbAwbCxVhdfsHIhGsN91CMJgRWDMayX8dbhESNIWwpzdy4EBUotWOKgGOEXBmxZ2/BN4GHhggFS1UXhstR6bDQBmCT1cM92idLGa+Y=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: JH0PR06MB6654
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Thu, 14 Sep 2023 20:12:30 -0700 (PDT)

The UP board <https://up-board.org/> is the computer board for 
Professional Makers and Industrial Applications. We want to upstream 
the UP board 40-pin GP-bus Kernel driver for giving the users better 
experience on the software release. (not just download from UP board 
github)

These patches are generated from the Linux kernel mainline tag v6.0.

This is the PATCH V6 and fixed kernel test robot compiler warning and 
addressed Linus Walleij review comments.

larry.lai (3):
  mfd: Add support for UP board CPLD/FPGA
  pinctrl: Add support pin control for UP board CPLD/FPGA
  leds: Add support for UP board CPLD onboard LEDS

 drivers/leds/Kconfig              |   10 +
 drivers/leds/Makefile             |    1 +
 drivers/leds/leds-upboard.c       |   79 ++
 drivers/mfd/Kconfig               |   12 +
 drivers/mfd/Makefile              |    1 +
 drivers/mfd/upboard-fpga.c        |  492 ++++++++++
 drivers/pinctrl/Kconfig           |   14 +
 drivers/pinctrl/Makefile          |    1 +
 drivers/pinctrl/pinctrl-upboard.c | 1390 +++++++++++++++++++++++++++++
 include/linux/mfd/upboard-fpga.h  |   55 ++
 10 files changed, 2055 insertions(+)
 create mode 100644 drivers/leds/leds-upboard.c
 create mode 100644 drivers/mfd/upboard-fpga.c
 create mode 100644 drivers/pinctrl/pinctrl-upboard.c
 create mode 100644 include/linux/mfd/upboard-fpga.h


base-commit: 4fe89d07dcc2804c8b562f6c7896a45643d34b2f
-- 
2.17.1