Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) client-ip=23.128.96.38;
Message-ID: <1b5ecaa7-97fe-ecd2-6afe-0c260ae8b0be@intel.com>
Date:   Fri, 15 Sep 2023 10:45:22 +0800
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101
 Thunderbird/102.15.0
Subject: Re: [PATCH v6 02/25] x86/fpu/xstate: Fix guest fpstate allocation
 size calculation
Content-Language: en-US
To:     "Edgecombe, Rick P" <rick.p.edgecombe@intel.com>,
        "kvm@vger.kernel.org" <kvm@vger.kernel.org>,
        "pbonzini@redhat.com" <pbonzini@redhat.com>,
        "Christopherson,, Sean" <seanjc@google.com>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
CC:     "peterz@infradead.org" <peterz@infradead.org>,
        "Hansen, Dave" <dave.hansen@intel.com>,
        "Gao, Chao" <chao.gao@intel.com>,
        "john.allen@amd.com" <john.allen@amd.com>
References: <20230914063325.85503-1-weijiang.yang@intel.com>
 <20230914063325.85503-3-weijiang.yang@intel.com>
 <d05a91f12cbce9827911c23afcfa5fdaf2acb5cf.camel@intel.com>
From:   "Yang, Weijiang" <weijiang.yang@intel.com>
In-Reply-To: <d05a91f12cbce9827911c23afcfa5fdaf2acb5cf.camel@intel.com>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?SkYzdUtNRkZYMXZvWkZJUlk3NmZrQVlsNVY4S0VFcHduUTkxNkg1UmN1Szg2?=
 =?utf-8?B?aEd0VjZ2bzczRmk1UVhCREo0bnRjc2k4ZDJraE05UnVSOUVnNmxxREdlUWpi?=
 =?utf-8?B?Sk1NaDdpN29jZ3ZYSmtsWjlyZm85WnRTRVhQb3E0cTJmRmhoT05sZzdmdk8y?=
 =?utf-8?B?ZFJ6Q2s5Zkd4dWtrbWMrZ3BhT3drMjI0bHgwTTl2UC9BTWx2Z2h6Q3JvUzdr?=
 =?utf-8?B?REpTS3JlTkM4ZUdMNlF6V2hsa2dqRGo1UmVoUDV2aU16NzBlRk5tV21qN3cv?=
 =?utf-8?B?ZTVudTJ5NmlqRkYwQnRhQnExWGxIMDFHbjFCY1VleEFYbEdDdnc3SGVCekR2?=
 =?utf-8?B?aVhoNFZ0c1NaeHJVMkxQcDRpbmNCZUVyTzVxd1IwYVN3NTNSU2lVR3dIV3lV?=
 =?utf-8?B?T3JORW9KNWZreEpsMWgyU0d2M2x2WEl3ZVlRWk8xKzM2NmhuZDhTVlBwVzZu?=
 =?utf-8?B?dlRBTmpSaklHdjZuVCt3V2RMUXVyTTF3OUxxdU13dE1oQ3VITm1hSlAyaCtH?=
 =?utf-8?B?Mm9vTnBaRGdwTDJUYnhndm5ZS0dUcnUyY0dabVBFeWp2RjF1Q2Q1U0V3WWJU?=
 =?utf-8?B?c1EvQkx1Tk5pUlR4bjhlMWd3eHltM004ZSt5Yk5IUExvTW0yczFVemZsRDN6?=
 =?utf-8?B?OXZwa2VLckQ0UTBUQ3N3c0NDeHZ6bmYycmhKTWJjUDE4aHl0aU8rcUQ0S04r?=
 =?utf-8?B?dFg2Qks4Uy80Ty9EKzlacm8yNW9keGEzM3lqVnZMemhjTWdlajRyaWVWTHpO?=
 =?utf-8?B?dDF6MDRSWlhvSm9pQXl0SEQwd3BaU21XUW5uM1B5RlJhSzZ3bWZNbDZOUDJF?=
 =?utf-8?B?NDdOQUk3Q2JVM3VHS1p4aUcvQklEQjhVSWw5aHU2cW4weWNxNDMrb1N6WlJn?=
 =?utf-8?B?Y2ZaU2RPNHpzbXBlSnZDS1FVVmNsMHltc0MvbUIxKy9uWSswR3h6cUVRdkZI?=
 =?utf-8?B?citYd2FZM0h6eUxUcU53cHgrdGhJUWxTZWNSNllkTWZnMms0Zzk4dks2d2Jl?=
 =?utf-8?B?WmVWNlFJelptSVJmWGFXREMwdXlpb1J3UGdQNnRxYStwV0ZKMlB1Z09KTjd6?=
 =?utf-8?B?RlpuNEUzdzFPTGgvbW5vNDltSzA3TFZRc3hScGZGSlROZXdIaW0zc0FTVHRl?=
 =?utf-8?B?dWhrVFZDNGdaOXgvUjB4blpsekxIbWc2STNHUTBGNmNkTjAyNitFaTNnVnh3?=
 =?utf-8?B?L2xzWUJwRkcvWkRoRVJuREhmNkxSU2RkTlR3Sy9wZnFuN0RuMi9ZMy94RDhn?=
 =?utf-8?B?ckhDbVhqMjQreXlOakRkcmxtLzVVOElvVXBXVXhXeGlrdmhhNlZSenY5TkZn?=
 =?utf-8?B?RkIvMnF2UHBva2ZHZFBLS3c0SHpVR0YwYzBKVFJQZXVtT1dTZ1lqa0FITlgy?=
 =?utf-8?B?Z2I4UjNheXZrOFBpRmd6eHYyT2pWLzhpVUZkcXpwWnkycFZyUHFKYjFSNFQ0?=
 =?utf-8?B?UWxPZ3QzcXZRUUhKWk96MHFncFRnL0hudFd1TFovdlJvWCthbEFSQUZGRksz?=
 =?utf-8?B?MHFOREJpS0lSYStoTytZZmZ0Z3V0WVVtalRjcHV2SFNBNnBJVjVIVmxBQkMw?=
 =?utf-8?B?NGRicCsvNktoNWk5YVpmU1djVzVidTI5WXVLclFNL05MWWhTTXdMeWxFUS9B?=
 =?utf-8?B?M2cwTUZ6YTMrZ3JPNmhYZmZGOGZRaHBLL1VXUlFGQ0JCYVVyWEM5QmlqREp0?=
 =?utf-8?B?SGRoQitYb1hhV2lLbzlsc29xQ0ZXUnAyLzM5RXNmc0R4Y3hnenFSeXM4Y0RX?=
 =?utf-8?B?aDNTZEo1akxOdzVVeTBDV2dIWks4QXV6SXlwd3ROYXdXNlRnRldUY3ZxejZa?=
 =?utf-8?B?L3BmTHRMNEtrRTdTUzlxMEl5b1dJdGszVzJTWEVzRS9yRGMvZ2pCdytxUnlw?=
 =?utf-8?B?OGVOK0szQlU5dFJPQVVGNUdpWExKVW9LN2didVVLbmcyR1NPakxpMWVwVVJV?=
 =?utf-8?B?Q2ZzRXBqVnZlQXpGSFk5bjZGVGhIRFJMbHNvTER2bytIZElEdzRCTXZOdGUz?=
 =?utf-8?B?WHhNQ1lhendGWVNoZDVmdFhoVm1kODhET1M0WU5qdDlLdDdVZ2lKdWVEWE8v?=
 =?utf-8?B?NDk0RkwxNWVTSEFlOUFTNjY4QU5RRmxIOWdQby8xRXV6L1NJcEpLRHY4c1ZP?=
 =?utf-8?B?ZGhEWmlKTUJrNnRnMldSZDFWMWRJUnRxSlppbGJsei84a3k2YktyVWVuYjF1?=
 =?utf-8?B?R2c9PQ==?=
X-MS-Exchange-CrossTenant-Network-Message-Id: feb0f00c-95d6-4bdc-77cf-08dbb595d63d
X-MS-Exchange-CrossTenant-AuthSource: PH0PR11MB4965.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Sep 2023 02:45:35.4307
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 1ZVJruiPXxDmpBhFl8up1K+yf1KfS3vr3n1NyU1f4IJSYgmJu8mQ+hbk0FadW6jrY7+k4V6zyrJAGr3LOsMjIA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR11MB5565
X-OriginatorOrg: intel.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Thu, 14 Sep 2023 19:45:56 -0700 (PDT)
X-Spam-Status: No, score=-2.3 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS
	autolearn=unavailable autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email

On 9/15/2023 6:45 AM, Edgecombe, Rick P wrote:
> On Thu, 2023-09-14 at 02:33 -0400, Yang Weijiang wrote:
>> Fix guest xsave area allocation size from fpu_user_cfg.default_size
>> to
>> fpu_kernel_cfg.default_size so that the xsave area size is consistent
>> with fpstate->size set in __fpstate_reset().
>>
>> With the fix, guest fpstate size is sufficient for KVM supported
>> guest
>> xfeatures.
>>
>> Signed-off-by: Yang Weijiang <weijiang.yang@intel.com>
> There is no fix (Fixes: ...) here, right?

Ooh, I got it lost during rebase, thanks!

> I think this change is needed
> to make sure KVM guests can support supervisor features. But KVM CET
> support (to follow in future patches) will be the first one, right?

Exactly, the existing code takes only user xfeatures into account, and we have more
and more CPU features rely on supervisor xstates.

> The side effect will be that KVM guest FPUs now get guaranteed room for
> PASID as well as CET. I think I remember you mentioned that due to
> alignment requirements, there shouldn't usually be any size change
> though?

Yes, IIUC the precondition is AMX feature is enabled for guest so that the CET supervisor
state actually resides in the gap to next 64byte aligned address, so no actual size expansion.

> It might be nice to add that in the log, if I'm remembering
> correctly.

Sure, thanks!