Received: by 2002:a05:7412:31a9:b0:e2:908c:2ebd with SMTP id et41csp5683714rdb; Sun, 17 Sep 2023 07:43:49 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEqvlIMNP8xi+ba6+G+WzAFJYPfIJIyuk9VqDuRHMrGCc70FvR3P0QQZmMOABX1XccdWUyP X-Received: by 2002:a17:903:22cc:b0:1bd:e85f:700e with SMTP id y12-20020a17090322cc00b001bde85f700emr8291720plg.69.1694961829116; Sun, 17 Sep 2023 07:43:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694961829; cv=none; d=google.com; s=arc-20160816; b=c6Ek8jw/NcXmynq3IPBkuTShE3Cxcl7eCn2J6S7ztnBHBtBWEqrJbCXoNh0JdCHpaG lcnQ3HGorWOD+GXsEmLwyibUFQAqMG/0Uc2FgoAO0dgyZYlY/7z1XJr8jhUKwaqHjfJl n3MZMcfRkrlMFj0Cqw380sUc4BrBiBCMCE/qZvmL628LmoV/zd9fmlaozyl778Kfzpq0 FrgPn4/0yRvKJw5qoDEtCzI68q7NGaqiTCyVj77W3jjPJ6CvFHgB+8Gu/WF+D9Gn5jbr kQiBDCwoqPVFZjt0Bz2rhqm6O3utyv/RpSPoU8/kOGIyje+M8eoTs/4exLretuWtV1Kl qlug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=fb8H6fwppqAdPv1sbdpeOe1ww2AKPM6G2cFoNf0XS9M=; fh=22tVLAEBW06Tj8x07DUQsSoBiHuBOW5kmvph1rl82D4=; b=E6TdxkVjOFKhnLYSpnC5e4ERD3zrN97FBsBa/uYdE+AdOFsKNXVcVXPi387dvq0PuN rvcujVpxOAvxSRr2julHlZrlSl6/M+rpAI7rKISNsEAKVO/1TnaWUnjGJHD+pdEFC1yu RigajYq0nfz0QFGQjhJcPoprdKxAE4RRRkvIgLI4kX+SstNFNVrOwdpBgB5FBr1d8aze 18ucdJfDDSE1JyaSmrQaLrjg+wWMHSAfxJyqkVkGKhgij0TIY/qLtg3zp5n60v/kwiu3 cph1cn/04WU7eJDpeLNGY8IMTHKOGJY1H7eesd5FLKaP8h2Qf2gUGWQzY4Z4ZY8UuuOE W6NA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=cnO6D8v8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from snail.vger.email (snail.vger.email. [2620:137:e000::3:7]) by mx.google.com with ESMTPS id t7-20020a1709027fc700b001c382ba4f5bsi6629811plb.434.2023.09.17.07.43.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 17 Sep 2023 07:43:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=cnO6D8v8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id EC86B81CEB35; Sun, 17 Sep 2023 07:40:59 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235063AbjIQOXF (ORCPT + 99 others); Sun, 17 Sep 2023 10:23:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39074 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229651AbjIQOW4 (ORCPT ); Sun, 17 Sep 2023 10:22:56 -0400 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3D00D121; Sun, 17 Sep 2023 07:22:50 -0700 (PDT) Received: by smtp.kernel.org (Postfix) with ESMTPSA id B6750C433C7; Sun, 17 Sep 2023 14:22:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1694960569; bh=Jq4M+Qo1Vt8yd92TZp9nmcXWEYFpjL456q3DdG5CaRI=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=cnO6D8v8L8DulqX8H+Gkh1feG3ZJciM/xCRdz/uk6js7oRa1jo7/JF96r6vRNLgr1 Lb4u7ahU8/TpIV27pTAxDpN7gkvowNGzyXIigquX4fKNSekTc5iQwqiJGeH6jiytlp u8dipp+H6XNbhMEO62zM7wtqdbb/9SVoWQtNM0dH0PWX2+6TjSe6Kuu0Dw8hSZbeGb 7EoEoli2S2Yj4RkcpEr3MMnaJnKaBNVmfP5a2Iumh84MfyN5gDVgUog2pRrNlgLpUO v2x7gLp503fJgGmU9Fyea1hM98DSvK+4oPbf4tz4p1Xj6U1GjlIT27ZLZZIn1b5B7X XL1Qrc8UbBIeg== Received: by mail-ed1-f52.google.com with SMTP id 4fb4d7f45d1cf-530ea522f5eso620188a12.3; Sun, 17 Sep 2023 07:22:49 -0700 (PDT) X-Gm-Message-State: AOJu0YzULf11i/NPzEMyFkySe/tVxAAsgiJ6DxKv7+eVSU0vPhvHuslt gLTeKFmKaubg4B7p9Fw5p2qRvGyfQtW1xGz4GRc= X-Received: by 2002:a05:6402:2910:b0:530:9d56:c2a5 with SMTP id ee16-20020a056402291000b005309d56c2a5mr4463205edb.6.1694960568067; Sun, 17 Sep 2023 07:22:48 -0700 (PDT) MIME-Version: 1.0 References: <20230915014949.1222777-1-zhaotianrui@loongson.cn> <20230915014949.1222777-2-zhaotianrui@loongson.cn> In-Reply-To: <20230915014949.1222777-2-zhaotianrui@loongson.cn> From: Huacai Chen Date: Sun, 17 Sep 2023 22:22:34 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v21 01/29] LoongArch: KVM: Add kvm related header files To: Tianrui Zhao Cc: linux-kernel@vger.kernel.org, kvm@vger.kernel.org, Paolo Bonzini , WANG Xuerui , Greg Kroah-Hartman , loongarch@lists.linux.dev, Jens Axboe , Mark Brown , Alex Deucher , Oliver Upton , maobibo@loongson.cn, Xi Ruoyao Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Sun, 17 Sep 2023 07:41:00 -0700 (PDT) Hi, Tianrui, On Fri, Sep 15, 2023 at 9:50=E2=80=AFAM Tianrui Zhao wrote: > > Add LoongArch KVM related header files, including kvm.h, > kvm_host.h, kvm_types.h. All of those are about LoongArch > virtualization features and kvm interfaces. > > Reviewed-by: Bibo Mao > Signed-off-by: Tianrui Zhao > --- > arch/loongarch/include/asm/kvm_host.h | 245 +++++++++++++++++++++++++ > arch/loongarch/include/asm/kvm_types.h | 11 ++ > arch/loongarch/include/uapi/asm/kvm.h | 108 +++++++++++ > include/uapi/linux/kvm.h | 9 + > 4 files changed, 373 insertions(+) > create mode 100644 arch/loongarch/include/asm/kvm_host.h > create mode 100644 arch/loongarch/include/asm/kvm_types.h > create mode 100644 arch/loongarch/include/uapi/asm/kvm.h > > diff --git a/arch/loongarch/include/asm/kvm_host.h b/arch/loongarch/inclu= de/asm/kvm_host.h > new file mode 100644 > index 0000000000..00e0c1876b > --- /dev/null > +++ b/arch/loongarch/include/asm/kvm_host.h > @@ -0,0 +1,245 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (C) 2020-2023 Loongson Technology Corporation Limited > + */ > + > +#ifndef __ASM_LOONGARCH_KVM_HOST_H__ > +#define __ASM_LOONGARCH_KVM_HOST_H__ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +#include > +#include > +#include > + > +/* Loongarch KVM register ids */ > +#define KVM_GET_IOC_CSRIDX(id) ((id & KVM_CSR_IDX_MASK) >> LOONG= ARCH_REG_SHIFT) > +#define KVM_GET_IOC_CPUCFG_IDX(id) ((id & KVM_CPUCFG_IDX_MASK) >> LO= ONGARCH_REG_SHIFT) > + > +#define KVM_MAX_VCPUS 256 > +#define KVM_MAX_CPUCFG_REGS 21 > +/* memory slots that does not exposed to userspace */ > +#define KVM_PRIVATE_MEM_SLOTS 0 > + > +#define KVM_HALT_POLL_NS_DEFAULT 500000 > + > +struct kvm_vm_stat { > + struct kvm_vm_stat_generic generic; > + u64 pages; > + u64 hugepages; > +}; > + > +struct kvm_vcpu_stat { > + struct kvm_vcpu_stat_generic generic; > + u64 idle_exits; > + u64 signal_exits; > + u64 int_exits; > + u64 cpucfg_exits; > +}; > + > +struct kvm_arch_memory_slot { > +}; > + > +struct kvm_context { > + unsigned long vpid_cache; > + struct kvm_vcpu *last_vcpu; > +}; > + > +struct kvm_world_switch { > + int (*guest_eentry)(void); > + int (*enter_guest)(struct kvm_run *run, struct kvm_vcpu *vcpu); > + unsigned long page_order; > +}; > + > +#define MAX_PGTABLE_LEVELS 4 > +struct kvm_arch { > + /* Guest physical mm */ > + kvm_pte_t *pgd; > + unsigned long gpa_size; > + unsigned long invalid_ptes[MAX_PGTABLE_LEVELS]; > + unsigned int pte_shifts[MAX_PGTABLE_LEVELS]; > + unsigned int root_level; > + > + s64 time_offset; > + struct kvm_context __percpu *vmcs; > +}; > + > +#define CSR_MAX_NUMS 0x800 > + > +struct loongarch_csrs { > + unsigned long csrs[CSR_MAX_NUMS]; > +}; > + > +/* Resume Flags */ > +#define RESUME_HOST 0 > +#define RESUME_GUEST 1 > + > +enum emulation_result { > + EMULATE_DONE, /* no further processing */ > + EMULATE_DO_MMIO, /* kvm_run filled with MMIO request */ > + EMULATE_FAIL, /* can't emulate this instruction */ > + EMULATE_EXCEPT, /* A guest exception has been generated *= / > + EMULATE_DO_IOCSR, /* handle IOCSR request */ > +}; > + > +#define KVM_LARCH_FPU (0x1 << 0) > +#define KVM_LARCH_CSR (0x1 << 1) > +#define KVM_LARCH_HWCSR_USABLE (0x1 << 2) > + > +struct kvm_vcpu_arch { > + /* > + * Switch pointer-to-function type to unsigned long > + * for loading the value into register directly. > + */ > + unsigned long host_eentry; > + unsigned long guest_eentry; > + > + /* Pointers stored here for easy accessing from assembly code */ > + int (*handle_exit)(struct kvm_run *run, struct kvm_vcpu *vcpu); > + > + /* Host registers preserved across guest mode execution */ > + unsigned long host_sp; > + unsigned long host_tp; > + unsigned long host_pgd; > + > + /* Host CSRs are used when handling exits from guest */ > + unsigned long badi; > + unsigned long badv; > + unsigned long host_ecfg; > + unsigned long host_estat; > + unsigned long host_percpu; > + > + /* GPRs */ > + unsigned long gprs[32]; > + unsigned long pc; > + > + /* Which auxiliary state is loaded (KVM_LARCH_*) */ > + unsigned int aux_inuse; > + /* FPU state */ > + struct loongarch_fpu fpu FPU_ALIGN; > + > + /* CSR state */ > + struct loongarch_csrs *csr; > + > + /* GPR used as IO source/target */ > + u32 io_gpr; > + > + struct hrtimer swtimer; > + /* KVM register to control count timer */ > + u32 count_ctl; > + > + /* Bitmask of intr that are pending */ > + unsigned long irq_pending; > + /* Bitmask of pending intr to be cleared */ > + unsigned long irq_clear; > + > + /* Bitmask of exceptions that are pending */ > + unsigned long exception_pending; > + unsigned int subcode; > + > + /* Cache for pages needed inside spinlock regions */ > + struct kvm_mmu_memory_cache mmu_page_cache; > + > + /* vcpu's vpid */ > + u64 vpid; > + > + /* Frequency of stable timer in Hz */ > + u64 timer_mhz; > + ktime_t expire; > + > + u64 core_ext_ioisr[4]; > + > + /* Last CPU the vCPU state was loaded on */ > + int last_sched_cpu; > + /* mp state */ > + struct kvm_mp_state mp_state; > + /* cpucfg */ > + u32 cpucfg[KVM_MAX_CPUCFG_REGS]; > +}; > + > +static inline unsigned long readl_sw_gcsr(struct loongarch_csrs *csr, in= t reg) > +{ > + return csr->csrs[reg]; > +} > + > +static inline void writel_sw_gcsr(struct loongarch_csrs *csr, int reg, u= nsigned long val) > +{ > + csr->csrs[reg] =3D val; > +} > + > +/* Helpers */ > +static inline bool kvm_guest_has_fpu(struct kvm_vcpu_arch *arch) > +{ > + return cpu_has_fpu; > +} > + > +void kvm_init_fault(void); > + > +/* Debug: dump vcpu state */ > +int kvm_arch_vcpu_dump_regs(struct kvm_vcpu *vcpu); > + > +/* MMU handling */ > +int kvm_handle_mm_fault(struct kvm_vcpu *vcpu, unsigned long badv, bool = write); > +void kvm_flush_tlb_all(void); > + > +#define KVM_ARCH_WANT_MMU_NOTIFIER > +int kvm_unmap_hva_range(struct kvm *kvm, > + unsigned long start, unsigned long end, bool bloc= kable); > +void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte); > +int kvm_age_hva(struct kvm *kvm, unsigned long start, unsigned long end)= ; > +int kvm_test_age_hva(struct kvm *kvm, unsigned long hva); > + > +static inline void update_pc(struct kvm_vcpu_arch *arch) > +{ > + arch->pc +=3D 4; > +} > + > +/** > + * kvm_is_ifetch_fault() - Find whether a TLBL exception is due to ifetc= h fault. > + * @vcpu: Virtual CPU. > + * > + * Returns: Whether the TLBL exception was likely due to an instructi= on > + * fetch fault rather than a data load fault. > + */ > +static inline bool kvm_is_ifetch_fault(struct kvm_vcpu_arch *arch) > +{ > + return arch->pc =3D=3D arch->badv; > +} > + > +/* Misc */ > +static inline void kvm_arch_hardware_unsetup(void) {} > +static inline void kvm_arch_sync_events(struct kvm *kvm) {} > +static inline void kvm_arch_memslots_updated(struct kvm *kvm, u64 gen) {= } > +static inline void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) {} > +static inline void kvm_arch_vcpu_blocking(struct kvm_vcpu *vcpu) {} > +static inline void kvm_arch_vcpu_unblocking(struct kvm_vcpu *vcpu) {} > +static inline void kvm_arch_vcpu_block_finish(struct kvm_vcpu *vcpu) {} > +static inline void kvm_arch_free_memslot(struct kvm *kvm, > + struct kvm_memory_slot *slot) {} > +void kvm_check_vpid(struct kvm_vcpu *vcpu); > +enum hrtimer_restart kvm_swtimer_wakeup(struct hrtimer *timer); > +int kvm_flush_tlb_gpa(struct kvm_vcpu *vcpu, unsigned long gpa); > +void kvm_arch_flush_remote_tlbs_memslot(struct kvm *kvm, > + const struct kvm_memory_slot *mem= slot); > +void kvm_init_vmcs(struct kvm *kvm); > +void kvm_vector_entry(void); > +int kvm_enter_guest(struct kvm_run *run, struct kvm_vcpu *vcpu); > +extern const unsigned long kvm_vector_size; > +extern const unsigned long kvm_enter_guest_size; > +extern unsigned long vpid_mask; > +extern struct kvm_world_switch *kvm_loongarch_ops; > + > +#define SW_GCSR (1 << 0) > +#define HW_GCSR (1 << 1) > +#define INVALID_GCSR (1 << 2) > +int get_gcsr_flag(int csr); > +extern void set_hw_gcsr(int csr_id, unsigned long val); > +#endif /* __ASM_LOONGARCH_KVM_HOST_H__ */ > diff --git a/arch/loongarch/include/asm/kvm_types.h b/arch/loongarch/incl= ude/asm/kvm_types.h > new file mode 100644 > index 0000000000..2fe1d4bdff > --- /dev/null > +++ b/arch/loongarch/include/asm/kvm_types.h > @@ -0,0 +1,11 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (C) 2020-2023 Loongson Technology Corporation Limited > + */ > + > +#ifndef _ASM_LOONGARCH_KVM_TYPES_H > +#define _ASM_LOONGARCH_KVM_TYPES_H > + > +#define KVM_ARCH_NR_OBJS_PER_MEMORY_CACHE 40 > + > +#endif /* _ASM_LOONGARCH_KVM_TYPES_H */ > diff --git a/arch/loongarch/include/uapi/asm/kvm.h b/arch/loongarch/inclu= de/uapi/asm/kvm.h > new file mode 100644 > index 0000000000..fafda487d6 > --- /dev/null > +++ b/arch/loongarch/include/uapi/asm/kvm.h > @@ -0,0 +1,108 @@ > +/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ > +/* > + * Copyright (C) 2020-2023 Loongson Technology Corporation Limited > + */ > + > +#ifndef __UAPI_ASM_LOONGARCH_KVM_H > +#define __UAPI_ASM_LOONGARCH_KVM_H > + > +#include > + > +/* > + * KVM Loongarch specific structures and definitions. > + * > + * Some parts derived from the x86 version of this file. > + */ > + > +#define __KVM_HAVE_READONLY_MEM > + > +#define KVM_COALESCED_MMIO_PAGE_OFFSET 1 > +#define KVM_DIRTY_LOG_PAGE_OFFSET 64 > + > +/* > + * for KVM_GET_REGS and KVM_SET_REGS > + */ > +struct kvm_regs { > + /* out (KVM_GET_REGS) / in (KVM_SET_REGS) */ > + __u64 gpr[32]; > + __u64 pc; > +}; > + > +/* > + * for KVM_GET_FPU and KVM_SET_FPU > + */ > +struct kvm_fpu { > + __u32 fcsr; > + __u64 fcc; /* 8x8 */ > + struct kvm_fpureg { > + __u64 val64[4]; > + } fpr[32]; > +}; > + > +/* > + * For LoongArch, we use KVM_SET_ONE_REG and KVM_GET_ONE_REG to access v= arious > + * registers. The id field is broken down as follows: > + * > + * bits[63..52] - As per linux/kvm.h > + * bits[51..32] - Must be zero. > + * bits[31..16] - Register set. > + * > + * Register set =3D 0: GP registers from kvm_regs (see definitions below= ). > + * > + * Register set =3D 1: CSR registers. > + * > + * Register set =3D 2: KVM specific registers (see definitions below). > + * > + * Register set =3D 3: FPU / SIMD registers (see definitions below). > + * > + * Other sets registers may be added in the future. Each set would > + * have its own identifier in bits[31..16]. > + */ > + > +#define KVM_REG_LOONGARCH_GPR (KVM_REG_LOONGARCH | 0x00000ULL) > +#define KVM_REG_LOONGARCH_CSR (KVM_REG_LOONGARCH | 0x10000ULL) > +#define KVM_REG_LOONGARCH_KVM (KVM_REG_LOONGARCH | 0x20000ULL) > +#define KVM_REG_LOONGARCH_FPU (KVM_REG_LOONGARCH | 0x30000ULL) > +#define KVM_REG_LOONGARCH_CPUCFG (KVM_REG_LOONGARCH | 0x40000ULL) > +#define KVM_REG_LOONGARCH_MASK (KVM_REG_LOONGARCH | 0x70000ULL) > +#define KVM_CSR_IDX_MASK 0x7fff > +#define KVM_CPUCFG_IDX_MASK 0x7fff > + > +/* > + * KVM_REG_LOONGARCH_KVM - KVM specific control registers. > + */ > + > +#define KVM_REG_LOONGARCH_COUNTER (KVM_REG_LOONGARCH_KVM | KVM_REG_= SIZE_U64 | 3) > +#define KVM_REG_LOONGARCH_VCPU_RESET (KVM_REG_LOONGARCH_KVM | KVM_REG_= SIZE_U64 | 4) Why begin with 3? 0, 1, 2 reserved for what? Huacai > + > +#define LOONGARCH_REG_SHIFT 3 > +#define LOONGARCH_REG_64(TYPE, REG) (TYPE | KVM_REG_SIZE_U64 | (REG <= < LOONGARCH_REG_SHIFT)) > +#define KVM_IOC_CSRID(REG) LOONGARCH_REG_64(KVM_REG_LOONGARC= H_CSR, REG) > +#define KVM_IOC_CPUCFG(REG) LOONGARCH_REG_64(KVM_REG_LOONGARC= H_CPUCFG, REG) > + > +struct kvm_debug_exit_arch { > +}; > + > +/* for KVM_SET_GUEST_DEBUG */ > +struct kvm_guest_debug_arch { > +}; > + > +/* definition of registers in kvm_run */ > +struct kvm_sync_regs { > +}; > + > +/* dummy definition */ > +struct kvm_sregs { > +}; > + > +struct kvm_iocsr_entry { > + __u32 addr; > + __u32 pad; > + __u64 data; > +}; > + > +#define KVM_NR_IRQCHIPS 1 > +#define KVM_IRQCHIP_NUM_PINS 64 > +#define KVM_MAX_CORES 256 > + > +#endif /* __UAPI_ASM_LOONGARCH_KVM_H */ > diff --git a/include/uapi/linux/kvm.h b/include/uapi/linux/kvm.h > index 13065dd961..863f84619a 100644 > --- a/include/uapi/linux/kvm.h > +++ b/include/uapi/linux/kvm.h > @@ -264,6 +264,7 @@ struct kvm_xen_exit { > #define KVM_EXIT_RISCV_SBI 35 > #define KVM_EXIT_RISCV_CSR 36 > #define KVM_EXIT_NOTIFY 37 > +#define KVM_EXIT_LOONGARCH_IOCSR 38 > > /* For KVM_EXIT_INTERNAL_ERROR */ > /* Emulate instruction failed. */ > @@ -336,6 +337,13 @@ struct kvm_run { > __u32 len; > __u8 is_write; > } mmio; > + /* KVM_EXIT_LOONGARCH_IOCSR */ > + struct { > + __u64 phys_addr; > + __u8 data[8]; > + __u32 len; > + __u8 is_write; > + } iocsr_io; > /* KVM_EXIT_HYPERCALL */ > struct { > __u64 nr; > @@ -1362,6 +1370,7 @@ struct kvm_dirty_tlb { > #define KVM_REG_ARM64 0x6000000000000000ULL > #define KVM_REG_MIPS 0x7000000000000000ULL > #define KVM_REG_RISCV 0x8000000000000000ULL > +#define KVM_REG_LOONGARCH 0x9000000000000000ULL > > #define KVM_REG_SIZE_SHIFT 52 > #define KVM_REG_SIZE_MASK 0x00f0000000000000ULL > -- > 2.39.1 >