Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) client-ip=2620:137:e000::3:6;
Date:   Wed, 20 Sep 2023 10:18:22 -0300
From:   Jason Gunthorpe <jgg@nvidia.com>
To:     "Liu, Yi L" <yi.l.liu@intel.com>
Cc:     Baolu Lu <baolu.lu@linux.intel.com>,
        "joro@8bytes.org" <joro@8bytes.org>,
        "alex.williamson@redhat.com" <alex.williamson@redhat.com>,
        "Tian, Kevin" <kevin.tian@intel.com>,
        "robin.murphy@arm.com" <robin.murphy@arm.com>,
        "cohuck@redhat.com" <cohuck@redhat.com>,
        "eric.auger@redhat.com" <eric.auger@redhat.com>,
        "nicolinc@nvidia.com" <nicolinc@nvidia.com>,
        "kvm@vger.kernel.org" <kvm@vger.kernel.org>,
        "mjrosato@linux.ibm.com" <mjrosato@linux.ibm.com>,
        "chao.p.peng@linux.intel.com" <chao.p.peng@linux.intel.com>,
        "yi.y.sun@linux.intel.com" <yi.y.sun@linux.intel.com>,
        "peterx@redhat.com" <peterx@redhat.com>,
        "jasowang@redhat.com" <jasowang@redhat.com>,
        "shameerali.kolothum.thodi@huawei.com" 
        <shameerali.kolothum.thodi@huawei.com>,
        "lulu@redhat.com" <lulu@redhat.com>,
        "suravee.suthikulpanit@amd.com" <suravee.suthikulpanit@amd.com>,
        "iommu@lists.linux.dev" <iommu@lists.linux.dev>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-kselftest@vger.kernel.org" <linux-kselftest@vger.kernel.org>,
        "Duan, Zhenzhong" <zhenzhong.duan@intel.com>,
        "Martins, Joao" <joao.m.martins@oracle.com>
Subject: Re: [PATCH 6/6] iommu/vt-d: Add domain_alloc_user op
Message-ID: <20230920131822.GZ13733@nvidia.com>
References: <20230919092523.39286-1-yi.l.liu@intel.com>
 <20230919092523.39286-7-yi.l.liu@intel.com>
 <7aa8fd9e-e43d-db68-bdb6-fe4f891255ca@linux.intel.com>
 <20230920130522.GV13733@nvidia.com>
 <DS0PR11MB7529609BC4574A17ECE469A2C3F9A@DS0PR11MB7529.namprd11.prod.outlook.com>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <DS0PR11MB7529609BC4574A17ECE469A2C3F9A@DS0PR11MB7529.namprd11.prod.outlook.com>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?RxSZ80Hev3j9ZZz7F3f2y1+QvGpSw2zHOCvULGKnzpgm9kd94JQNLSiAK5lN?=
 =?us-ascii?Q?GdloLm/TzxS23chT8agNLvgX0wwHWZ07iTuPGRoMqYzM7Wb5TzM9Q0jpU/i6?=
 =?us-ascii?Q?zO5+tfDsqF5VBD+x5rS8KhX/AUs5obuRsxZE3+jJpLpFnEQpcEEdrXR1ycd1?=
 =?us-ascii?Q?s1qDvBKxwEzEDhSPID/yVM2zlQ2CgTJB4w/3wIr2BK9fGNnwfhxJhe0RjahF?=
 =?us-ascii?Q?w/cQAtQL57EYDbcw4MEXGVVvwp4SYtLOV2IOZXHJpq8oMEqRS68x8APiWjCU?=
 =?us-ascii?Q?/lLKvvY80MyLXiV7i3ZltkMIYcv6BPvIxqej293gDQa1xNTfwpk0A4HFk28T?=
 =?us-ascii?Q?ZctWfspHb2p4kRpZX5mJqsEr0M1TzW8GsvFqaXMw3XDwtpel4UIvkuqnnHjn?=
 =?us-ascii?Q?jSH4p0bMBwYsOfh78fIquzygbm9bbRoYHJfSoqhVyI1Br5fgJ9fxd1mIDogp?=
 =?us-ascii?Q?gigXon60uM+p5YzDLgKmtH5bPIO1jroBoXWA3PKC4jgEkcj0U2U+x0rZeIWm?=
 =?us-ascii?Q?ZE52QuYbHKP2vW3pydkTWIo/7UxhLJgdJ7sf0Faafp5CUCfGV9lU0bOHHLdN?=
 =?us-ascii?Q?1REDCHw52rHkO/YsKexs9y7lbuEs8zrSz55yllVk8xNN++woMqEp0evIlMb1?=
 =?us-ascii?Q?+EQT/B4zTc9Ns/HOr/uVuylH+HuZVszIRAat2nGZpPZiKqRioQIXmbv1Y96w?=
 =?us-ascii?Q?nVZ6eIOzt69SiIR2t2XD7tGtwvMNzbGy+NAj+hWtpF8TeFpTJyKUK72an6D/?=
 =?us-ascii?Q?6crUQTmhBUYhU9FIfLnWTLGhWhl1Tl6/tmRs/N2OjW/kiGlawEvSJggQDYZR?=
 =?us-ascii?Q?QGvRvg+tXmmYm+edbhfbvLMbmAG1sdOaQP6NdaCxMLsSXeZC1JdUVklYJkwI?=
 =?us-ascii?Q?SJKCAkzPx7vWzkCsiXju0I32I+QAqbymx5UnAqi86QfL96L+5AI0EiD/FWH9?=
 =?us-ascii?Q?O696RL3CIY6pKUZgBg70e4ToGIEBSBt6bPqFxfddGGJHfKtSnvsybOEBEac1?=
 =?us-ascii?Q?9vpYB6563coWC0ed2GBS/lXKTaSPyz4EuwN9lBnS0AJHlfa2IMABRd7iVMEd?=
 =?us-ascii?Q?3pWMACG3orqPE0wo0Jh4XE7Sw9aP3i1ylYrS8Cn54ht9hGI1o7WugMX/lwNQ?=
 =?us-ascii?Q?szfZ0oEZVSUi5DlhvwILVWWmNZlj0rfiMN1l2OmzIPIfNfI9hJ5O3uyXpVOG?=
 =?us-ascii?Q?H/c6xLk/PQHk9hKnvkVu0gK3wiC09mBf5J8KKL39A/8+YcSr/OrSgNteCdHC?=
 =?us-ascii?Q?Ku/Og9325d1yf4ycevhFbrNl6a6mZhsGEGtfQqzb+JvCpUHOqeJwAxQN39QJ?=
 =?us-ascii?Q?uJ/LesRCHtwhjtmkwfYpUwc5HTUFiu+Kwx3gfu9nT2bf95Zno+M56igWy7+Q?=
 =?us-ascii?Q?udSUMkXOTlFVLosQlDKQB1+UjJ0m4dscHkJakHvdBzZmwSqXJggz5vskmmZ7?=
 =?us-ascii?Q?RCLRJwI45TmQFjrxkun8AhT0hcCqpXzmUWh8yVKN0PNeZLVrsWBNEtwe5Dx5?=
 =?us-ascii?Q?9eVEX1JlFMpqRDF+c6ZRgf9BthiXgZu6YYh56hq8ZcQxnn0OeoyeeZdAcy1h?=
 =?us-ascii?Q?wNWN2dOBNaj2EvFnPdSbpiscjvpyXXQqKzD9mhi3?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 45373b7c-748f-4750-7fba-08dbb9dc1211
X-MS-Exchange-CrossTenant-AuthSource: LV2PR12MB5869.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Sep 2023 13:18:25.1147
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: t/WM7KXs70h0iWv7+N/quviPHXtMUyXpmo16rt52yQlADfGt6Y2IOeJihbpN5I7M
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH0PR12MB5330
X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable
	autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Wed, 20 Sep 2023 06:19:01 -0700 (PDT)

On Wed, Sep 20, 2023 at 01:10:04PM +0000, Liu, Yi L wrote:
> > From: Jason Gunthorpe <jgg@nvidia.com>
> > Sent: Wednesday, September 20, 2023 9:05 PM
> > 
> > On Wed, Sep 20, 2023 at 01:28:41PM +0800, Baolu Lu wrote:
> > > >
> > > > diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c
> > > > index 5db283c17e0d..491bcde1ff96 100644
> > > > --- a/drivers/iommu/intel/iommu.c
> > > > +++ b/drivers/iommu/intel/iommu.c
> > > > @@ -4074,6 +4074,25 @@ static struct iommu_domain
> > *intel_iommu_domain_alloc(unsigned type)
> > > >   	return NULL;
> > > >   }
> > > > +static struct iommu_domain *
> > > > +intel_iommu_domain_alloc_user(struct device *dev, u32 flags)
> > > > +{
> > > > +	struct iommu_domain *domain;
> > > > +	struct intel_iommu *iommu;
> > > > +
> > > > +	iommu = device_to_iommu(dev, NULL, NULL);
> > > > +	if (!iommu)
> > > > +		return ERR_PTR(-ENODEV);
> > > > +
> > > > +	if ((flags & IOMMU_HWPT_ALLOC_NEST_PARENT) && !ecap_nest(iommu-
> > >ecap))
> > > > +		return ERR_PTR(-EOPNOTSUPP);
> > 
> > There is a check missing for supported flags
> > 
> >  if (flags & (~IOMMU_HWPT_ALLOC_NEST_PARENT))
> > 	return ERR_PTR(-EOPNOTSUPP);
> 
> Well, the iommufd has such check. But I also noticed your another
> reply to Weijiang. So your preference is to do the flags validation
> in iommu driver instead of iommufd. Isn't it?

The core code should check that only kernel known bits are set

The driver code should check that only driver supported bits are set.

Today there is only one bit so the checks are the same code.

Tomorrow when we add a new bit the checks will not be the same

Jason