Received: by 2002:a05:7412:37c9:b0:e2:908c:2ebd with SMTP id jz9csp1685902rdb; Wed, 20 Sep 2023 17:11:01 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHVm5/k4eIGyuxN1LSkDFu5lWgvvTCs2PQ0rf3UbUmUK7ZvOYNXTQKH9UdenXOV6reQ+ZgT X-Received: by 2002:a05:6a00:22cc:b0:690:d00e:8854 with SMTP id f12-20020a056a0022cc00b00690d00e8854mr5194664pfj.17.1695255060841; Wed, 20 Sep 2023 17:11:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695255060; cv=none; d=google.com; s=arc-20160816; b=SDG2PR8hFAZdLpUeIiTCAeikL7xIvGVlWHIydmJE1Qfqhc4N0lzahb67l4dWTYC1sn xxcoY461X3d/uzm6oxWLY7ebrWdIk9AmYShU+5umC8/KJmT61TSfokKfKnjGjkAPMVWG 9tlQiUHT5UcBL1iOBBdhNtB7xWDyDsSxtn+cD1OdjSuuN4KjNIZazjlo5a04SLb9tYeD 606rQtb9bpitNiXfL9oQwNOjcQWvbLk/eWEuG3rGgLhlZn8vQRmlnKSI8pGRjCL+KFXw lMBL+53nViUT+Qo/7GqZHeVjZKK2YHjkuDbaub+nX0J8xxMgHN3WJ43i/KIPk3G13/YV 2Cww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=w+FKRxxoTyzX7bspSQkdea+l6w9wtNvvzS3nGXzzefI=; fh=7xjKU1xkhmTazBlAQtMk+Chl7JSt/CUyagAgyiLWmTI=; b=Db8ZRvJXAU3y1iu0pS9923NzGO2txoTTv4oiUcWNXc/hGrDPWQEvN9M7qfrijam9Qc +OOvJ1KF2Q856KeDZJtQNiyIm8u1FBVtyBYaCXv2eEeYO9cE2UxRTCWhvrdaEa6oA8/G cE2qiBk8HuiWyX1ltBDH33Gjh85o0+8+P/n3jD8u7UuzTk7Pobs4hPOtZ2BCyUCIqKXR FD+937HtoEcAO1CZe09m0m2EGizD7S+drj0YanV5oBivW0kYPf7LSjz1+tqjF2XJ8Ttv JuN+7Hf7NsMhquv2cKIVOtwXMHRBCbSLhg5W17asuB3nVpQSQ+GnrOVEPmVF9AdBoaNw f3+A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=k1HxQzPY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lipwig.vger.email (lipwig.vger.email. [2620:137:e000::3:3]) by mx.google.com with ESMTPS id h17-20020aa786d1000000b00690de92ffe3si221849pfo.309.2023.09.20.17.11.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Sep 2023 17:11:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) client-ip=2620:137:e000::3:3; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=k1HxQzPY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id 372B6809E202; Wed, 20 Sep 2023 02:46:45 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234196AbjITJqX (ORCPT + 99 others); Wed, 20 Sep 2023 05:46:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57628 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234186AbjITJqU (ORCPT ); Wed, 20 Sep 2023 05:46:20 -0400 Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.20]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BC069A3 for ; Wed, 20 Sep 2023 02:46:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1695203174; x=1726739174; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=fPbsFBLao1m6KO+ew1b44zTXvTcP/hWch9xcabu50YM=; b=k1HxQzPYyiAEOv5PIi3JCHrGXXc2JcQZkipCIYOVpK55QcrAYb+Xxn9a JT9s+NEKzJ6wWCCFnPgwss7qI1LeHrWl1fk9ZH6XWlES+WpAgW5VJtyrn vubsHRE15IXYKNKC8QodQoFl9GGGnjVVOfjldPpeEBkWMj526LqFT01/M 1MwS+QYFudsi1yV4Z+5D5QUSjJwdEIYdTjDVt7vTM9N1yIIylxGOMPJ3Y aWa3iwEvZ9SSXlr/L1w1PGpMFy4VVBg8/+3lPucMBaXgpHw8RsQzVnkOw kNm557DAo3jc4Llet2cJNTtygA5GsnYdTOZDRQZqp86K+35wvAOm569Rt A==; X-IronPort-AV: E=McAfee;i="6600,9927,10838"; a="370491720" X-IronPort-AV: E=Sophos;i="6.02,161,1688454000"; d="scan'208";a="370491720" Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Sep 2023 02:46:14 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10838"; a="861911774" X-IronPort-AV: E=Sophos;i="6.02,161,1688454000"; d="scan'208";a="861911774" Received: from sannilnx-dsk.jer.intel.com ([10.12.231.107]) by fmsmga002-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Sep 2023 02:46:12 -0700 From: Alexander Usyskin To: Greg Kroah-Hartman , Lucas De Marchi , Daniele Ceraolo Spurio , Rodrigo Vivi Cc: Tomas Winkler , Alexander Usyskin , Vitaly Lubart , intel-xe@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 1/4] drm/xe/gsc: add HECI2 register offsets Date: Wed, 20 Sep 2023 12:41:48 +0300 Message-Id: <20230920094151.1593505-2-alexander.usyskin@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230920094151.1593505-1-alexander.usyskin@intel.com> References: <20230920094151.1593505-1-alexander.usyskin@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Wed, 20 Sep 2023 02:46:45 -0700 (PDT) From: Vitaly Lubart Add HECI2 register offsets for DG1 and DG2 to regs/xe_regs.h Reviewed-by: Rodrigo Vivi Signed-off-by: Vitaly Lubart Signed-off-by: Alexander Usyskin --- drivers/gpu/drm/xe/regs/xe_regs.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/drivers/gpu/drm/xe/regs/xe_regs.h b/drivers/gpu/drm/xe/regs/xe_regs.h index 39d7b0740bf0..4cbc3062cb9a 100644 --- a/drivers/gpu/drm/xe/regs/xe_regs.h +++ b/drivers/gpu/drm/xe/regs/xe_regs.h @@ -33,6 +33,10 @@ #define XEHPC_BCS6_RING_BASE 0x3ea000 #define XEHPC_BCS7_RING_BASE 0x3ec000 #define XEHPC_BCS8_RING_BASE 0x3ee000 + +#define DG1_GSC_HECI2_BASE 0x00259000 +#define DG2_GSC_HECI2_BASE 0x00374000 + #define GSCCS_RING_BASE 0x11a000 #define GT_WAIT_SEMAPHORE_INTERRUPT REG_BIT(11) #define GT_CONTEXT_SWITCH_INTERRUPT REG_BIT(8) -- 2.34.1