Received: by 2002:a05:7412:2a8c:b0:e2:908c:2ebd with SMTP id u12csp1051116rdh; Mon, 25 Sep 2023 01:25:00 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHJfOs37VOnJKXf62VdU97CX8P7K7/I5MkveuRNq1t+W3vXPL5mcKI9TsQuPD1a9Zn1IP76 X-Received: by 2002:a17:90a:8a91:b0:277:61f6:7c84 with SMTP id x17-20020a17090a8a9100b0027761f67c84mr1405214pjn.3.1695630299791; Mon, 25 Sep 2023 01:24:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695630299; cv=none; d=google.com; s=arc-20160816; b=CuQ/BZPRhvkGUo5AI5ZnYmZW1jW50/S27evZtD0F7if8kyIt9FVZ0pk/I8iQI1RPuD hZDZYJ7IavLe1PoDg0TBVpBOObt6PeK8warKmfVT1SOiyAJ/ubLcF88MRQEZrmytcQot dUjrxItsLOXjha2jizbdYyXfmKhMaWnH4+Ywbv2KOu+lIF4/2uZWUVQpvVRxRTws5EzW NT1mVWDFp/x95ffGqAObZl4YSa9RFM7WRbmYrPN1ttlugiy8JiiHmQZv91HinFiehNc6 23Bj6lGI9glAdpvoj0NuXRwJYRJZDDEQN0/1m2bV4uE9ssfP+gosT96j3oZ25lr5k/fG bOXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=dFbsFov7oSEayfsH8V5+FAyzWnvYOXUodoc8Ak1aWD4=; fh=jF+j1UEDAwnYbShW3HmO1TshMsWh36Jt7pSLTP62NeE=; b=qtviMstRJGhnGxpY0gBck/N0aawIcj+gVmV+hdZmY9+UJfmW7W0p6qmcR6KwduIiML rqYtdioMhkVXJ1MzPI1600nV5mnLn6fQAQX0IHLkA2F5dT5FyOmYovV93Y1/rxfMdMWe /+l/xdVfeUnYRAWRT8p0zKhjzFkP0HNV8zt0hMulgbCPh+2z8VIbzStLEvOhlvOe/jSB R3nhO8G52dAtSijAex3LVvCI1fxVA/PGoQKmJL58mcIiYwEvr9B7IEFYizCVBuA+tT3x cxZ+H35F24efSYfPgKHFHMw9qRsaJPk23hqstI63fYZzs0xbuFe4uGo7R6sk3f+wK5WZ Fo+g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from groat.vger.email (groat.vger.email. [2620:137:e000::3:5]) by mx.google.com with ESMTPS id e11-20020a17090a9a8b00b00277387bc11dsi3859162pjp.188.2023.09.25.01.24.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Sep 2023 01:24:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) client-ip=2620:137:e000::3:5; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 2FACB80EE6DB; Mon, 25 Sep 2023 01:13:54 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232858AbjIYIMj (ORCPT + 99 others); Mon, 25 Sep 2023 04:12:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42472 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232665AbjIYIMD (ORCPT ); Mon, 25 Sep 2023 04:12:03 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 74AF419C; Mon, 25 Sep 2023 01:11:56 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 5B4B4DA7; Mon, 25 Sep 2023 01:12:34 -0700 (PDT) Received: from e129166.arm.com (unknown [10.57.93.139]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id B44523F5A1; Mon, 25 Sep 2023 01:11:53 -0700 (PDT) From: Lukasz Luba To: linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, rafael@kernel.org Cc: lukasz.luba@arm.com, dietmar.eggemann@arm.com, rui.zhang@intel.com, amit.kucheria@verdurent.com, amit.kachhap@gmail.com, daniel.lezcano@linaro.org, viresh.kumar@linaro.org, len.brown@intel.com, pavel@ucw.cz, mhiramat@kernel.org, qyousef@layalina.io, wvw@google.com Subject: [PATCH v4 16/18] PM: EM: Support late CPUs booting and capacity adjustment Date: Mon, 25 Sep 2023 09:11:37 +0100 Message-Id: <20230925081139.1305766-17-lukasz.luba@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230925081139.1305766-1-lukasz.luba@arm.com> References: <20230925081139.1305766-1-lukasz.luba@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Mon, 25 Sep 2023 01:13:54 -0700 (PDT) The patch adds needed infrastructure to handle the late CPUs boot, which might change the previous CPUs capacity values. With this changes the new CPUs which try to register EM will trigger the needed re-calculations for other CPUs EMs. Thanks to that the em_per_state::performance values will be aligned with the CPU capacity information after all CPUs finish the boot. Signed-off-by: Lukasz Luba --- kernel/power/energy_model.c | 108 ++++++++++++++++++++++++++++++++++++ 1 file changed, 108 insertions(+) diff --git a/kernel/power/energy_model.c b/kernel/power/energy_model.c index 17a59a7717f7..6bfd33c2e48c 100644 --- a/kernel/power/energy_model.c +++ b/kernel/power/energy_model.c @@ -25,6 +25,9 @@ static DEFINE_MUTEX(em_pd_mutex); static void em_cpufreq_update_efficiencies(struct device *dev, struct em_perf_state *table); +static void em_check_capacity_update(void); +static void em_update_workfn(struct work_struct *work); +static DECLARE_DELAYED_WORK(em_update_work, em_update_workfn); static bool _is_cpu_device(struct device *dev) { @@ -591,6 +594,10 @@ int em_dev_register_perf_domain(struct device *dev, unsigned int nr_states, unlock: mutex_unlock(&em_pd_mutex); + + if (_is_cpu_device(dev)) + em_check_capacity_update(); + return ret; } EXPORT_SYMBOL_GPL(em_dev_register_perf_domain); @@ -651,3 +658,104 @@ void em_dev_unregister_perf_domain(struct device *dev) mutex_unlock(&em_pd_mutex); } EXPORT_SYMBOL_GPL(em_dev_unregister_perf_domain); + +/* + * Adjustment of CPU performance values after boot, when all CPUs capacites + * are correctly calculated. + */ +static int get_updated_perf(struct device *dev, unsigned long freq, + unsigned long *power, unsigned long *perf, + void *priv) +{ + struct em_perf_state *table = priv; + int i, cpu, nr_states; + u64 fmax, max_cap; + + nr_states = dev->em_pd->nr_perf_states; + + cpu = cpumask_first(em_span_cpus(dev->em_pd)); + + fmax = (u64) table[nr_states - 1].frequency; + max_cap = (u64) arch_scale_cpu_capacity(cpu); + + for (i = 0; i < nr_states; i++) { + if (freq != table[i].frequency) + continue; + + *power = table[i].power; + *perf = div64_u64(max_cap * freq, fmax); + break; + } + + return 0; +} + +static void em_check_capacity_update(void) +{ + struct em_data_callback em_cb = EM_UPDATE_CB(get_updated_perf); + struct em_perf_table *runtime_table; + struct em_perf_domain *em_pd; + cpumask_var_t cpu_done_mask; + unsigned long cpu_capacity; + struct em_perf_state *ps; + struct device *dev; + int cpu, ret; + + if (!zalloc_cpumask_var(&cpu_done_mask, GFP_KERNEL)) { + pr_warn("EM: no free memory\n"); + return; + } + + /* Loop over all EMs and check if the CPU capacity has changed. */ + for_each_possible_cpu(cpu) { + unsigned long em_max_performance; + struct cpufreq_policy *policy; + + if (cpumask_test_cpu(cpu, cpu_done_mask)) + continue; + + policy = cpufreq_cpu_get(cpu); + if (!policy) { + pr_debug("EM: Accessing cpu%d policy failed\n", cpu); + schedule_delayed_work(&em_update_work, + msecs_to_jiffies(1000)); + break; + } + + em_pd = em_cpu_get(cpu); + if (!em_pd || em_is_artificial(em_pd)) + continue; + + cpu_capacity = arch_scale_cpu_capacity(cpu); + + rcu_read_lock(); + runtime_table = rcu_dereference(em_pd->runtime_table); + ps = &runtime_table->state[em_pd->nr_perf_states - 1]; + em_max_performance = ps->performance; + rcu_read_unlock(); + + /* + * Check if the CPU capacity has been adjusted during boot + * and trigger the update for new performance values. + */ + if (em_max_performance != cpu_capacity) { + dev = get_cpu_device(cpu); + ret = em_dev_update_perf_domain(dev, &em_cb, + em_pd->default_table->state); + if (ret) + dev_warn(dev, "EM: update failed %d\n", ret); + else + dev_info(dev, "EM: updated\n"); + } + + cpumask_or(cpu_done_mask, cpu_done_mask, + em_span_cpus(em_pd)); + } + + free_cpumask_var(cpu_done_mask); +} + +static void em_update_workfn(struct work_struct *work) +{ + em_check_capacity_update(); +} -- 2.25.1