Received: by 2002:a05:7412:2a8c:b0:e2:908c:2ebd with SMTP id u12csp1138282rdh; Mon, 25 Sep 2023 04:37:37 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGpyBfjU4q871NUPsKVKKJN8flrBVXDgaPQjct/uc/VvVOAsr9aJhm2EjKg9maxzWpuOOUr X-Received: by 2002:a05:6808:189f:b0:3a3:ffb7:1dd4 with SMTP id bi31-20020a056808189f00b003a3ffb71dd4mr7886435oib.6.1695641857422; Mon, 25 Sep 2023 04:37:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695641857; cv=none; d=google.com; s=arc-20160816; b=OZLP1IzDCHQI6Cvp0qPl80G5EbKymoYEYiSwLMlyLHAHr4U68c4SqM6909WwXHjjD4 4y+lxtMJXd6m8zhz8Fa9A3OGZVM2m3Q2kSaq5O27hZAkyl6gwpd3mye2fmhMld5vPThL vsbNL7n+HKwpUW1LpKWP/UcobVaXmjLHThQtsrJH1qepHHOSMgGEk/NWRm9/Rp2PYRHc 4yMNeW7KZbQMMn2P9YBgF6//GmKG5p2QdC+51xD2Rp7ohQG/xd8tnV0261/o6NNACOID 7H5Cs/j2m+4GLgnCHLiOhW4wYrl1hY6DL+AcNUdiYL3nh+9K4KQEmyzBJSso9N+G24+3 zgXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=Ik/VX0jzwD0mpvhQYFDRhT2i5D3eVP3vzyDvpQ2/UoM=; fh=EANieXF74kPulNcd9Z7MFbDo6viUnZXbTU5j8PIhBmo=; b=QNsNTIojx6AsZQcEYA/7ZPgKe6Y4loNjE67ycRgRsR9jputHH+hjqWx2W8kmoEgT5G bV/pD5LK2WmE+ypxw6wp1WdG2kZjP33w/0gTR6XeF8fq5E7dflw4/+BljFpKl7878V1y PW4JWeYA4gtNDqj6jXwauoWR4looNAle3GHtRW7m3oL0E1sZNAllYFu6g7Y3zpV+ZF9d Mde4qpNIssFD2BQc/uitGxMZazJUQWWWQiOXad5eqOCBcdZ3pe0FcotOw4CyzzAF/yVV kWojzJXorpphi0Oz6bPqCulzVhEZLCv1DAVUYgSCbGmKnyulkwEctLBVXb0Ev/5Lutm/ 9hUA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b="mcf2al/G"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from snail.vger.email (snail.vger.email. [2620:137:e000::3:7]) by mx.google.com with ESMTPS id p20-20020a056a000b5400b00690bd178205si10239260pfo.215.2023.09.25.04.37.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Sep 2023 04:37:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b="mcf2al/G"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 9FDD080A5F8A; Mon, 25 Sep 2023 01:41:58 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232993AbjIYImA (ORCPT + 99 others); Mon, 25 Sep 2023 04:42:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37864 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232960AbjIYIl7 (ORCPT ); Mon, 25 Sep 2023 04:41:59 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9F83EBC; Mon, 25 Sep 2023 01:41:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1695631312; x=1727167312; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=Ik/VX0jzwD0mpvhQYFDRhT2i5D3eVP3vzyDvpQ2/UoM=; b=mcf2al/GdRMVA524h7PChzU9J6AJIVcz77B3nvQ3cIoBOvG2MynQlcIa MW4Mpeaok8PI8GPVQpZ/p5WWl+WM4GqshdtqnCrdtibykf2cuBN0fhi9t f/anj+/00/clhTjFWggmkrUMGsUsIuTrQIxslnlDfEBC2OOWAEZWHdkEv wwLW7JhPjsd+xseln5FeIeifhBfisM4wyex3RFcilnx12FoN633bzggzS EQ5j5k1pmc2aJzC7CxsNCtiuTHM6a6qZ61tWVJx7b35osNwtV3XwpjIE8 gUdrQEPU3w4Eu8pkxqG5AZpNUfs5BkKHmEuhI+MLsgCfBCR/AeV2+ZNYl w==; X-CSE-ConnectionGUID: 1TnWewJoSl6L34RRtFQyew== X-CSE-MsgGUID: a2jL1wM1TCiKyhjY2IueuA== X-ThreatScanner-Verdict: Negative X-IronPort-AV: E=Sophos;i="6.03,174,1694761200"; d="asc'?scan'208";a="173396645" X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 25 Sep 2023 01:41:51 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Mon, 25 Sep 2023 01:41:35 -0700 Received: from wendy (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Mon, 25 Sep 2023 01:41:32 -0700 Date: Mon, 25 Sep 2023 09:41:14 +0100 From: Conor Dooley To: yang tylor CC: Conor Dooley , , , , , , , , , , , , "jingyliang@chromium.org" Subject: Re: [PATCH V2 1/2] dt-bindings: input: Introduce Himax HID-over-SPI device Message-ID: <20230925-cod-vacancy-08dc8d88f90e@wendy> References: <20230919024943.3088916-1-tylor_yang@himax.corp-partner.google.com> <20230919024943.3088916-2-tylor_yang@himax.corp-partner.google.com> <20230919-70b2f1e368a8face73468dfa@fedora> <20230919-cc4646dbfb953bd34e05658c@fedora> <20230922-unclothed-bottom-5531329f9724@spud> <20230922-removable-footwork-f1d4d96d38dd@spud> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="6yswMwPAh/4Cve9z" Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,RCVD_IN_MSPIKE_H5,RCVD_IN_MSPIKE_WL, SPF_HELO_PASS,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Mon, 25 Sep 2023 01:41:58 -0700 (PDT) --6yswMwPAh/4Cve9z Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Mon, Sep 25, 2023 at 09:44:21AM +0800, yang tylor wrote: > On Fri, Sep 22, 2023 at 11:31=E2=80=AFPM Conor Dooley = wrote: > > > > On Fri, Sep 22, 2023 at 05:43:54PM +0800, yang tylor wrote: > > > On Fri, Sep 22, 2023 at 5:22=E2=80=AFPM Conor Dooley wrote: > > > > > > > > On Fri, Sep 22, 2023 at 03:56:25PM +0800, yang tylor wrote: > > > > > On Tue, Sep 19, 2023 at 7:09=E2=80=AFPM Conor Dooley wrote: > > > > > > On Tue, Sep 19, 2023 at 05:31:29PM +0800, yang tylor wrote: > > > > > > > > > > > The behavior of "himax,boot_time_fw_upgrade" seems not stable= and > > > > > > > should be removed. "himax,fw_in_flash", I use the kernel conf= ig for > > > > > > > user to select. > > > > > > > > > > > > That seems like a bad idea, we want to be able to build one ker= nel that > > > > > > works for all hardware at the same time. > > > > > > > > > > > I see, so I should take that back? > > > > > I'll explain more about it. > > > > > > > > Are there particular ICs where the firmware would always be in flas= h and > > > > others where it would never be? Or is this a choice made by the boa= rd or > > > > system designer? > > > > > > > Most cases it's about the system designer's decision. But some ICs ma= y be forced > > > to use flash because of its architecture(multiple IC inside, need to > > > load firmware to > > > multiple IC's sram by master IC). But if there is no limitation on > > > this part, most system > > > designers will prefer flashless. > > > > Forgive me if I am not understanding correctly, there are some ICs that > > will need to load the firmware from flash and there are some where it > > will be a decision made by the designer of the board. Is the flash part > > of the IC or is it an external flash chip? > > >=20 > Both are possible, it depends on the IC type. For TDDI, the IC is long > and thin, placed on panel PCB, flash will be located at the external > flash chip. For the OLED TP, IC is usually placed at FPC and its flash > is embedded, thus the IC size is large compared to TDDI. But from the > driver's perspective either external flash or embedded flash, the IC > itself will load firmware from flash automatically when reset pin is > released. Only if firmware is loading from the host storage system, > the driver needs to operate the IC in detail. Since there are ICs that can use the external flash or have it loaded =66rom the host, it sounds like you do need a property to differentiate between those cases. Is it sufficient to just set the firmware-name property for these cases? If the property exists, then you know you need to load firmware & what its name is. If it doesn't, then the firmware either isn't needed or will be automatically loaded from the external flash. --6yswMwPAh/4Cve9z Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZRFHmgAKCRB4tDGHoIJi 0nMVAQD0/+RvD0e0+hNILOkQtK4zp8D2AVRzfWJAv2WJqNTsjAD/byS1txiZNPpM fKg2haa7MvIoQWxWAckF+Bk6qkgBkgY= =B6aB -----END PGP SIGNATURE----- --6yswMwPAh/4Cve9z--