Received: by 2002:a05:7412:2a8c:b0:e2:908c:2ebd with SMTP id u12csp3383172rdh; Thu, 28 Sep 2023 10:01:14 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH0WoPqun0qsqKMm/gVlfgGApgY4oYeLnU2o0t9QEo+voKtXd0ERCHK7Xj+8wNPr15wpf38 X-Received: by 2002:a17:902:720a:b0:1c6:1d52:277e with SMTP id ba10-20020a170902720a00b001c61d52277emr1654508plb.40.1695920473792; Thu, 28 Sep 2023 10:01:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695920473; cv=none; d=google.com; s=arc-20160816; b=Fby0Ax0tgMq+gJfF9F8KrbyYY6Gli6qkY4oXF1kNTGf4aEgwPjWQnlm3/xrBQ4sVne t3xDrOrNezryYPY95Ars0TuxGYxOuGMG/gTQLgCNmJQHh2oQMScMMOSWeEkCqqFtWsyk eqbUZ7KDovmcMOXRPPEKyQuf0Bzy7Hzn+1Y1vYgs2xYaBPt4nHro2uFVLfHGSFWjfw7q rH100Sd2nE7YGo514QBm+tY8z8QIvhnsPSmhYkXq15EQDlr+8rRZusjulUQA1eZwRXIv wZTkeKs1oy0XsEE+X+tWxOfb8Xx6VgA1wMZ4687mDyAjjHTesGmuWeNfHXgXWXOLzwUd 4Nsg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=m/yg/KXpiAlLSI3yYPF7fzIlDPpbezwnYvsHTyd62Vs=; fh=8Kc64rxAF0/ep7JtUzveSO6N9QMBWtHyiJ9nqNn2Uww=; b=mwB/wBOIthuAfyczA5ldu2vCZqqUXlSPJCwz0bXuQeNM9X67Nuz86SEny1r+kM43gE Xl0w/B0NuO+LU+vehYrm4bjVVEdU8z5hE9owl05TTEq2muVXEQN5BsDURSYp+P6dcaOA bEH2FN3WIrHDsUdjsb4viIO7JTEPP0MjNWujUPhyMqHy+hiYjY+l240AvtYSNz+fkaEQ Yz1ibHLPNgPJu12R0DNlwVyo9qy2dJURpBXiCkGrqV9qBbrvB067D2RJAnByvfD86PZI RuEm0GIdXbezm67PynYoaNSsAB3BxsgY4pYRYSARtFIDCvj714qnMUl9L/5Ibj0XHp3Q Y54Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@bootlin.com header.s=gm1 header.b=LDhJNTqy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=bootlin.com Return-Path: Received: from howler.vger.email (howler.vger.email. [23.128.96.34]) by mx.google.com with ESMTPS id z8-20020a1709027e8800b001ae40e07fb0si13247944pla.216.2023.09.28.10.01.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Sep 2023 10:01:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) client-ip=23.128.96.34; Authentication-Results: mx.google.com; dkim=pass header.i=@bootlin.com header.s=gm1 header.b=LDhJNTqy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=bootlin.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by howler.vger.email (Postfix) with ESMTP id E91FC84A9006; Thu, 28 Sep 2023 00:10:12 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at howler.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231324AbjI1HKB (ORCPT + 99 others); Thu, 28 Sep 2023 03:10:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39300 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231630AbjI1HJh (ORCPT ); Thu, 28 Sep 2023 03:09:37 -0400 Received: from relay7-d.mail.gandi.net (relay7-d.mail.gandi.net [IPv6:2001:4b98:dc4:8::227]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BF5C9212E; Thu, 28 Sep 2023 00:08:07 -0700 (PDT) Received: by mail.gandi.net (Postfix) with ESMTPA id 5D7632000E; Thu, 28 Sep 2023 07:08:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1; t=1695884885; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=m/yg/KXpiAlLSI3yYPF7fzIlDPpbezwnYvsHTyd62Vs=; b=LDhJNTqybYQPmIvD6Z9sk5tX3a+z/9/Tqi+w3Yv3rHffMi7FKrqZL7AW6qtr0D3H1gTliY a9R/tpHS8pS5ZhsC6AGCd9WMBftx9N1lWmqbRjAqkMHk1b6fKf5j7I7oiNeukHbZDxw0QH VyYbcNtGiD9uzvtCjtydImQlV89Bw3GW9FS1P78tbYqTmu4yPapBss3xO/jWGPB9Tpa+VY kS3hI4W+TF5ggfi3DHTMkxIZIT47Fxtgfz6MdCFzhHYvjORmVCGdVTl3XB+xu93Q1JgJ4k vDzLeWK16U1HG9Aa+LVOveW21HAnZaylYCuueJXl/SsrNGoGansqlPB8OulTVg== From: Herve Codina To: Herve Codina , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Andrew Lunn , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Qiang Zhao , Li Yang , Liam Girdwood , Mark Brown , Jaroslav Kysela , Takashi Iwai , Shengjiu Wang , Xiubo Li , Fabio Estevam , Nicolin Chen , Christophe Leroy , Randy Dunlap Cc: netdev@vger.kernel.org, linuxppc-dev@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, alsa-devel@alsa-project.org, Simon Horman , Christophe JAILLET , Thomas Petazzoni Subject: [PATCH v7 17/30] soc: fsl: cpm1: qmc: Add support for disabling channel TSA entries Date: Thu, 28 Sep 2023 09:06:35 +0200 Message-ID: <20230928070652.330429-18-herve.codina@bootlin.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20230928070652.330429-1-herve.codina@bootlin.com> References: <20230928070652.330429-1-herve.codina@bootlin.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-GND-Sasl: herve.codina@bootlin.com X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Thu, 28 Sep 2023 00:10:13 -0700 (PDT) In order to allow runtime timeslot route changes, disabling channel TSA entries needs to be supported. Add support for this new feature. Signed-off-by: Herve Codina Reviewed-by: Christophe Leroy --- drivers/soc/fsl/qe/qmc.c | 20 +++++++++++--------- 1 file changed, 11 insertions(+), 9 deletions(-) diff --git a/drivers/soc/fsl/qe/qmc.c b/drivers/soc/fsl/qe/qmc.c index 269d10cd3c7a..26cd7e1ccafc 100644 --- a/drivers/soc/fsl/qe/qmc.c +++ b/drivers/soc/fsl/qe/qmc.c @@ -567,7 +567,8 @@ static void qmc_chan_read_done(struct qmc_chan *chan) spin_unlock_irqrestore(&chan->rx_lock, flags); } -static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_serial_info *info) +static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_serial_info *info, + bool enable) { unsigned int i; u16 curr; @@ -603,13 +604,14 @@ static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_ser continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATRX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } return 0; } -static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_serial_info *info) +static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_serial_info *info, + bool enable) { unsigned int i; u16 curr; @@ -650,7 +652,7 @@ static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_ continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATRX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } /* Set entries based on Tx stuff */ for (i = 0; i < info->nb_tx_ts; i++) { @@ -658,13 +660,13 @@ static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_ continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATTX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } return 0; } -static int qmc_chan_setup_tsa(struct qmc_chan *chan) +static int qmc_chan_setup_tsa(struct qmc_chan *chan, bool enable) { struct tsa_serial_info info; int ret; @@ -679,8 +681,8 @@ static int qmc_chan_setup_tsa(struct qmc_chan *chan) * and one for Tx) according to assigned TS numbers. */ return ((info.nb_tx_ts > 32) || (info.nb_rx_ts > 32)) ? - qmc_chan_setup_tsa_64rxtx(chan, &info) : - qmc_chan_setup_tsa_32rx_32tx(chan, &info); + qmc_chan_setup_tsa_64rxtx(chan, &info, enable) : + qmc_chan_setup_tsa_32rx_32tx(chan, &info, enable); } static int qmc_chan_command(struct qmc_chan *chan, u8 qmc_opcode) @@ -1146,7 +1148,7 @@ static int qmc_setup_chan(struct qmc *qmc, struct qmc_chan *chan) chan->qmc = qmc; - ret = qmc_chan_setup_tsa(chan); + ret = qmc_chan_setup_tsa(chan, true); if (ret) return ret; -- 2.41.0