Received: by 2002:a05:7412:3784:b0:e2:908c:2ebd with SMTP id jk4csp400106rdb; Sat, 30 Sep 2023 08:43:12 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHUgG0qRFdr8CvnGqbWMXikIfH5ZABlwYi5cQn42ua82x8ecRHPTcsr9m5eree/ncatAmCV X-Received: by 2002:a05:6a20:324d:b0:15d:8d70:a4ae with SMTP id hm13-20020a056a20324d00b0015d8d70a4aemr6435971pzc.29.1696088591749; Sat, 30 Sep 2023 08:43:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696088591; cv=none; d=google.com; s=arc-20160816; b=ekwNysWtTikOfFtxDRWQd2Vr4aUSYElQW8+i+9kyGff4bvGcZXXQDF0XeZDt8+jD4q M1GzPR6p8tIv3gDBzIzlLYbGYWnmEAIoE2iZriZHc/4RTkdcoTJhBAHsEsMxWzx0UrK6 mUrhlrbjs+QaiaaeNkI/oWxn0WjxHVZif5mREUAEU+px/xirAUFOdn1VRZyoabbipQ6+ wF4QPnmhgol31UTkP9mOErrAOQFtJGGxw0u6y71kOLjWxEuaQyvq9oUCYMU29RvTiOIf Pa7KEAsdAx6xq28FKGdW7dOJntDKmoEb7gcI+AW7JEYjf8rijHXXJBSs9yNAHFC+v4un +fAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:cc:to:from:date :dkim-signature; bh=GOMqra1+A9pxm1kkvHXcfarlUFiDsgcT31MPJ2i0uYQ=; fh=e9lXfbAZmLMG/YSSxlbXRgGopMc52ojan+iACBc5a/Y=; b=V0vcj5qKVEOS8vuaUw59e6TQygWIQVFpGwwXc+mggmkkp9bfPCQImV5bvnzbVwXd6x oKSIykoepw4NiXegeysFbnIR0pJstv7oqsIa8JPJnuNGMlG3SRR0eKG/L4eQPs2QdzyI TTfJGbI5ku/UrHLLDvjkKXmEXxnJJywXoWJfI05WtMQ4irTDypYt13dJDTeG6xv9Gm+5 1MLqdbCm7jOW0pT8G9Rz8F7/YnDZB1R7jJcakhMCR7QwygpWV2O6M9TbPie28GHbqySD K91AwMjZuLnBay6c4tW0S/d73e0Qs9c7cuv165cq2ebUXwfb9PrVKqczitRnnGJlQOAs PBmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Dn3LYoWV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from groat.vger.email (groat.vger.email. [23.128.96.35]) by mx.google.com with ESMTPS id t13-20020a17090aba8d00b002791e648ceasi3872714pjr.112.2023.09.30.08.43.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 Sep 2023 08:43:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Dn3LYoWV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id F13008077464; Sat, 30 Sep 2023 08:43:08 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234442AbjI3Pmz (ORCPT + 99 others); Sat, 30 Sep 2023 11:42:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50174 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234256AbjI3Pmy (ORCPT ); Sat, 30 Sep 2023 11:42:54 -0400 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7A5F9B3; Sat, 30 Sep 2023 08:42:52 -0700 (PDT) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 88CE1C433C8; Sat, 30 Sep 2023 15:42:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1696088572; bh=vJyJ+j8NYgX5+Ez9sDQCaQXsZ5awiruAINnf9+HzFok=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=Dn3LYoWVtz/HGsjU9fTZeEY7HxtzuhfoYNbDl+VTDGcm+NC1hXYfwAWUEPwCDhG0I Qruck3R45jSzIPVkxLoV2wz5/7Tsb59pfm5Fo2GPGWYTIsi90jmu9G2UYTxmMpLXVY d44njgsa1awl+F5Z1+cLEISOGY9lOKKccgytMq8dm8rPCiGYJWNfSg0Fx0Jgqrcbax 8ZDAXnXxusPOT82xqFskiFTfRfLo94K0g1xtOajqvbrLo3ZwqbfBae+zuSLw9apNOG pBdbzXXVidCpjh94VY/zkbbdICx/QvSenyvE8iqgAXXfWg3TdtEo+EY4CMdTPX9kX+ m45Qz5H9MHrEw== Date: Sat, 30 Sep 2023 16:42:51 +0100 From: Jonathan Cameron To: David Lechner Cc: linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-staging@lists.linux.dev, David Lechner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michael Hennerich , Nuno =?UTF-8?B?U8Oh?= , Axel Haslam , Philip Molloy , linux-kernel@vger.kernel.org Subject: Re: [PATCH v3 22/27] staging: iio: resolver: ad2s1210: convert LOS threshold to event attr Message-ID: <20230930164251.5c07723c@jic23-huawei> In-Reply-To: <20230929-ad2s1210-mainline-v3-22-fa4364281745@baylibre.com> References: <20230929-ad2s1210-mainline-v3-0-fa4364281745@baylibre.com> <20230929-ad2s1210-mainline-v3-22-fa4364281745@baylibre.com> X-Mailer: Claws Mail 4.1.1 (GTK 3.24.38; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-1.2 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Sat, 30 Sep 2023 08:43:09 -0700 (PDT) On Fri, 29 Sep 2023 12:23:27 -0500 David Lechner wrote: > From: David Lechner > > From: David Lechner > > The AD2S1210 has a programmable threshold for the loss of signal (LOS) > fault. This fault is triggered when either the sine or cosine input > falls below the threshold voltage. > > This patch converts the custom device LOS threshold attribute to an > event falling edge threshold attribute on a new monitor signal channel. > The monitor signal is an internal signal that combines the amplitudes > of the sine and cosine inputs as well as the current angle and position > output. This signal is used to detect faults in the input signals. Hmm. Looking forwards, I'm less sure that we should be shoving all these error conditions onto one channel. Fundamentally we have sine and cosine inputs. I think we should treat those as separate channels and include a third differential channel between them. So this one becomes a double event (you need to signal it on both cosine and sine channels). The DOS overange is similar. The DOS mismatch is a threshold on the differential channel giving events/in_altvoltage0_thresh_falling_value events/in_altvoltage1_thresh_falling_value (these match) events/in_altvoltage0_thresh_rising_value events/in_altvoltage1_thresh_rising_value (matches previous which is fine) events/in_altvoltage1-0_mag_rising_value Does that work here? Avoids smashing different types of signals together. We could even do the LOT as differential between two angle channels (tracking one and measured one) but meh that's getting complex. Note this will rely on channel labels to make the above make any sense at all. Jonathan > > The attribute now uses millivolts instead of the raw register value in > accordance with the IIO ABI. > > Emitting the event will be implemented in a later patch. > > Signed-off-by: David Lechner > --- > > v3 changes: This is a new patch in v3 > > drivers/staging/iio/resolver/ad2s1210.c | 75 +++++++++++++++++++++++++++++++-- > 1 file changed, 71 insertions(+), 4 deletions(-) > > diff --git a/drivers/staging/iio/resolver/ad2s1210.c b/drivers/staging/iio/resolver/ad2s1210.c > index 5cc8106800d6..7abbc184c351 100644 > --- a/drivers/staging/iio/resolver/ad2s1210.c > +++ b/drivers/staging/iio/resolver/ad2s1210.c > @@ -66,6 +66,11 @@ > #define PHASE_360_DEG_TO_RAD_INT 6 > #define PHASE_360_DEG_TO_RAD_MICRO 283185 > > +/* Threshold voltage registers have 1 LSB == 38 mV */ > +#define THRESHOLD_MILLIVOLT_PER_LSB 38 > +/* max voltage for threshold registers is 0x7F * 38 mV */ > +#define THRESHOLD_RANGE_STR "[0 38 4826]" > + > enum ad2s1210_mode { > MOD_POS = 0b00, > MOD_VEL = 0b01, > @@ -448,6 +453,38 @@ static const int ad2s1210_lot_threshold_urad_per_lsb[] = { > 1237, /* 16-bit: same as 14-bit */ > }; > > +static int ad2s1210_get_voltage_threshold(struct ad2s1210_state *st, > + unsigned int reg, int *val) > +{ > + unsigned int reg_val; > + int ret; > + > + mutex_lock(&st->lock); > + ret = regmap_read(st->regmap, reg, ®_val); > + mutex_unlock(&st->lock); > + > + if (ret < 0) > + return ret; > + > + *val = reg_val * THRESHOLD_MILLIVOLT_PER_LSB; > + return IIO_VAL_INT; > +} > + > +static int ad2s1210_set_voltage_threshold(struct ad2s1210_state *st, > + unsigned int reg, int val) > +{ > + unsigned int reg_val; > + int ret; > + > + reg_val = val / THRESHOLD_MILLIVOLT_PER_LSB; > + > + mutex_lock(&st->lock); > + ret = regmap_write(st->regmap, reg, reg_val); > + mutex_unlock(&st->lock); > + > + return ret; > +} > + > static int ad2s1210_get_lot_high_threshold(struct ad2s1210_state *st, > int *val, int *val2) > { > @@ -706,9 +743,6 @@ static int ad2s1210_write_raw(struct iio_dev *indio_dev, > static IIO_DEVICE_ATTR(fault, 0644, > ad2s1210_show_fault, ad2s1210_clear_fault, 0); > > -static IIO_DEVICE_ATTR(los_thrd, 0644, > - ad2s1210_show_reg, ad2s1210_store_reg, > - AD2S1210_REG_LOS_THRD); > static IIO_DEVICE_ATTR(dos_ovr_thrd, 0644, > ad2s1210_show_reg, ad2s1210_store_reg, > AD2S1210_REG_DOS_OVR_THRD); > @@ -745,6 +779,16 @@ static const struct iio_event_spec ad2s1210_phase_event_spec[] = { > }, > }; > > +static const struct iio_event_spec ad2s1210_monitor_signal_event_spec[] = { > + { > + /* Sine/cosine below LOS threshold fault. */ > + .type = IIO_EV_TYPE_THRESH, > + .dir = IIO_EV_DIR_FALLING, > + /* Loss of signal threshold. */ > + .mask_separate = BIT(IIO_EV_INFO_VALUE), > + }, > +}; > + > static const struct iio_chan_spec ad2s1210_channels[] = { > { > .type = IIO_ANGL, > @@ -803,12 +847,19 @@ static const struct iio_chan_spec ad2s1210_channels[] = { > .scan_index = -1, > .info_mask_separate = BIT(IIO_CHAN_INFO_FREQUENCY), > .info_mask_separate_available = BIT(IIO_CHAN_INFO_FREQUENCY), > + }, { > + /* monitor signal */ > + .type = IIO_ALTVOLTAGE, > + .indexed = 1, > + .channel = 0, > + .scan_index = -1, > + .event_spec = ad2s1210_monitor_signal_event_spec, > + .num_event_specs = ARRAY_SIZE(ad2s1210_monitor_signal_event_spec), > }, > }; > > static struct attribute *ad2s1210_attributes[] = { > &iio_dev_attr_fault.dev_attr.attr, > - &iio_dev_attr_los_thrd.dev_attr.attr, > &iio_dev_attr_dos_ovr_thrd.dev_attr.attr, > &iio_dev_attr_dos_mis_thrd.dev_attr.attr, > &iio_dev_attr_dos_rst_max_thrd.dev_attr.attr, > @@ -847,11 +898,13 @@ IIO_CONST_ATTR(in_phase0_mag_value_available, > __stringify(PHASE_44_DEG_TO_RAD_MICRO) " " > __stringify(PHASE_360_DEG_TO_RAD_INT) "." > __stringify(PHASE_360_DEG_TO_RAD_MICRO)); > +IIO_CONST_ATTR(in_altvoltage0_thresh_falling_value_available, THRESHOLD_RANGE_STR); > IIO_DEVICE_ATTR_RO(in_angl1_thresh_rising_value_available, 0); > IIO_DEVICE_ATTR_RO(in_angl1_thresh_rising_hysteresis_available, 0); > > static struct attribute *ad2s1210_event_attributes[] = { > &iio_const_attr_in_phase0_mag_value_available.dev_attr.attr, > + &iio_const_attr_in_altvoltage0_thresh_falling_value_available.dev_attr.attr, > &iio_dev_attr_in_angl1_thresh_rising_value_available.dev_attr.attr, > &iio_dev_attr_in_angl1_thresh_rising_hysteresis_available.dev_attr.attr, > NULL, > @@ -904,6 +957,13 @@ static int ad2s1210_read_event_value(struct iio_dev *indio_dev, > default: > return -EINVAL; > } > + case IIO_ALTVOLTAGE: > + if (chan->output) > + return -EINVAL; > + if (type == IIO_EV_TYPE_THRESH && dir == IIO_EV_DIR_FALLING) > + return ad2s1210_get_voltage_threshold(st, > + AD2S1210_REG_LOS_THRD, val); > + return -EINVAL; > case IIO_PHASE: > return ad2s1210_get_phase_lock_range(st, val, val2); > default: > @@ -930,6 +990,13 @@ static int ad2s1210_write_event_value(struct iio_dev *indio_dev, > default: > return -EINVAL; > } > + case IIO_ALTVOLTAGE: > + if (chan->output) > + return -EINVAL; > + if (type == IIO_EV_TYPE_THRESH && dir == IIO_EV_DIR_FALLING) > + return ad2s1210_set_voltage_threshold(st, > + AD2S1210_REG_LOS_THRD, val); > + return -EINVAL; > case IIO_PHASE: > return ad2s1210_set_phase_lock_range(st, val, val2); > default: >