Received: by 2002:a05:7412:3784:b0:e2:908c:2ebd with SMTP id jk4csp984065rdb; Sun, 1 Oct 2023 14:20:27 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE3gm6Io5CXQIuj7Nj8fUTGDp+7kJt1ue2RLJOXuJDeGZa//NnKGK4xTTWvKf+2d26cLQYP X-Received: by 2002:a17:90b:4f43:b0:277:7969:6bf2 with SMTP id pj3-20020a17090b4f4300b0027779696bf2mr9769034pjb.47.1696195227083; Sun, 01 Oct 2023 14:20:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696195227; cv=none; d=google.com; s=arc-20160816; b=W+Yauu8LuJUEgBqNhVLid7/UkgdTrkKJqyWaPqr1cgbxlNcv1uhaquYWI9X0bxHX9J 6ZSb6q2ywwgl8B/rObi/sU1deJny46zHTemtgvUYsZJ1y8TJT5KitK4fMa7IZDe6JCKl Gn1UAZlY9BEsI1c69R7daivE1pkSIVOTU+tl5IAeJFxqsAXrLzK6nXvu7Gd44qT1Xl/z i1Gv1pvB9Yt0pyO9i5OhPK8WUtS3V7BOMKuvyfgYrhAVZT1Lhfrpik8J5JikqKR/hK2r PWQ+SwF+mD2z1SXMF+ynGR7Lp7W9jHhL8hhN5Ibpg8h0dPl+64KRvj/if//h2geNwLNa 84Jw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=IKeupgA5tvjWYyzOsDPKR2V51oGEo0c7E6VVbODIbh4=; fh=2m+hmwDAPWlxzxGknVDJJN3AOKobNasKPSyWMVmTtbA=; b=NtO/x1+8iFKaNNFAJBtouKOdy6C1vGwlR3cwMPvTCeNUPsA5K/lnBi7M1Ek5h/kS2B fXIBo0g4nzHkyUbZTS/TsZccq+KGXWrRZhmDn5vHNS7/t0DhhNI7CdE/SBj3umC0pyLv Wg6Pay2pf7zGKSq9GMoIl+InpttF7vSVGuC+ivIBGQCXq/o9RFUu0BzOn2uOzT9alj6R /qr6b2GD3ZBc4XXdsw00qDCfDelSMH6fx9pGbGFEzJc3io4hcJFZYBk4jOSdzuiwycY/ oXj60o0g3UYULksBHRp340PgAt+uTGLX8qKtI29B6Ea/EFhxbG6/iKu+jNMJjiOO3HdA 1BQQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=t2KRRbnK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from pete.vger.email (pete.vger.email. [23.128.96.36]) by mx.google.com with ESMTPS id s12-20020a170902ea0c00b001c7245a7fe8si13207267plg.524.2023.10.01.14.20.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Oct 2023 14:20:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) client-ip=23.128.96.36; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=t2KRRbnK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id DF5C08028574; Sun, 1 Oct 2023 11:15:41 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235290AbjJASOl (ORCPT + 99 others); Sun, 1 Oct 2023 14:14:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58134 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235283AbjJASOk (ORCPT ); Sun, 1 Oct 2023 14:14:40 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ADC48D9; Sun, 1 Oct 2023 11:14:37 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 391IEPiO030688; Sun, 1 Oct 2023 13:14:25 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1696184065; bh=IKeupgA5tvjWYyzOsDPKR2V51oGEo0c7E6VVbODIbh4=; h=From:To:Subject:Date:In-Reply-To:References; b=t2KRRbnKK2dSdgyitxAGNfKugV1GjI35m9eeHYA+LpiVmRcILQCDWi4Tafd75a6N6 LmgfvVPkfhkIDxBdei7teLrrrvWKSbDdZFm62AQNehzE9ASG2kB/oaKXPa8xGZPWky a2F4tS14akAmBA2+QJ4x+ZqeB8q0lCoganhiFNv4= Received: from DFLE107.ent.ti.com (dfle107.ent.ti.com [10.64.6.28]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 391IEP1w042030 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Sun, 1 Oct 2023 13:14:25 -0500 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Sun, 1 Oct 2023 13:14:25 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Sun, 1 Oct 2023 13:14:25 -0500 Received: from TI.dhcp.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 391IEHto063395; Sun, 1 Oct 2023 13:14:21 -0500 From: Apurva Nandan To: Apurva Nandan , Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley , , , , Hari Nagalla , Udit Kumar Subject: [PATCH v5 1/9] arm64: dts: ti: k3-j721s2-mcu: Add MCU R5F cluster nodes Date: Sun, 1 Oct 2023 23:44:09 +0530 Message-ID: <20231001181417.743306-2-a-nandan@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231001181417.743306-1-a-nandan@ti.com> References: <20231001181417.743306-1-a-nandan@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Sun, 01 Oct 2023 11:15:42 -0700 (PDT) The J721S2 SoCs have a dual-core Arm Cortex-R5F processor (R5FSS) subsystems/cluster in MCU voltage domain. It can be configured at boot time to be either run in a LockStep mode or in an Asymmetric Multi Processing (AMP) fashion in Split-mode. These subsystems have 64 KB each Tightly-Coupled Memory (TCM) internal memories for each core split between two banks - ATCM and BTCM (further interleaved into two banks). The TCMs of both Cores are combined in LockStep-mode to provide a larger 128 KB of memory, but otherwise are functionally similar to those on J721E SoCs. Add the DT nodes for the MCU domain R5F cluster/subsystem, the two R5F cores are added as child nodes to each of the R5F cluster nodes. The clusters are configured to run in LockStep mode by default, with the ATCMs enabled to allow the R5 cores to execute code from DDR with boot-strapping code from ATCM. The inter-processor communication between the main A72 cores and these processors is achieved through shared memory and Mailboxes. The following firmware names are used by default for these cores, and can be overridden in a board dts file if desired: MCU R5FSS0 Core0: j721s2-mcu-r5f0_0-fw (both in LockStep and Split mode) MCU R5FSS0 Core1: j721s2-mcu-r5f0_1-fw (needed only in Split mode) Signed-off-by: Hari Nagalla Signed-off-by: Apurva Nandan Reviewed-by: Andrew Davis --- .../boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 40 +++++++++++++++++++ 1 file changed, 40 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi index 2ddad9318554..56504578c464 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi @@ -655,4 +655,44 @@ wkup_vtm0: temperature-sensor@42040000 { power-domains = <&k3_pds 154 TI_SCI_PD_SHARED>; #thermal-sensor-cells = <1>; }; + + mcu_r5fss0: r5fss@41000000 { + compatible = "ti,j721s2-r5fss"; + ti,cluster-mode = <1>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x41000000 0x00 0x41000000 0x20000>, + <0x41400000 0x00 0x41400000 0x20000>; + power-domains = <&k3_pds 283 TI_SCI_PD_EXCLUSIVE>; + + mcu_r5fss0_core0: r5f@41000000 { + compatible = "ti,j721s2-r5f"; + reg = <0x41000000 0x00010000>, + <0x41010000 0x00010000>; + reg-names = "atcm", "btcm"; + ti,sci = <&sms>; + ti,sci-dev-id = <284>; + ti,sci-proc-ids = <0x01 0xff>; + resets = <&k3_reset 284 1>; + firmware-name = "j721s2-mcu-r5f0_0-fw"; + ti,atcm-enable = <1>; + ti,btcm-enable = <1>; + ti,loczrama = <1>; + }; + + mcu_r5fss0_core1: r5f@41400000 { + compatible = "ti,j721s2-r5f"; + reg = <0x41400000 0x00010000>, + <0x41410000 0x00010000>; + reg-names = "atcm", "btcm"; + ti,sci = <&sms>; + ti,sci-dev-id = <285>; + ti,sci-proc-ids = <0x02 0xff>; + resets = <&k3_reset 285 1>; + firmware-name = "j721s2-mcu-r5f0_1-fw"; + ti,atcm-enable = <1>; + ti,btcm-enable = <1>; + ti,loczrama = <1>; + }; + }; }; -- 2.34.1