Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) client-ip=23.128.96.34;
From:   Crescent CY Hsieh <crescentcy.hsieh@moxa.com>
To:     gregkh@linuxfoundation.org, jirislaby@kernel.org
Cc:     linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org,
        Crescent CY Hsieh <crescentcy.hsieh@moxa.com>
Subject: [PATCH 3/4] tty: serial: 8250: Fix MOXA RS422/RS485 PCIe boards not work by default
Date:   Mon,  2 Oct 2023 09:57:01 +0800
Message-Id: <20231002015702.30509-4-crescentcy.hsieh@moxa.com>
In-Reply-To: <20231002015702.30509-1-crescentcy.hsieh@moxa.com>
References: <20231002015702.30509-1-crescentcy.hsieh@moxa.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?CfAPex8DfKpWPOQV4TnkG34KtYxaW7r4b0IiMXZqDc0klRlB8oRzeOJQW8+2?=
 =?us-ascii?Q?eOXS/Exq1zUfW1JTONKdJpZ9GiSFUci2VHmtxj4ou8aEszAXLo3IOFXz6BIf?=
 =?us-ascii?Q?T1Hi+3HTmyqqApHZkvr+3yp9unUDHvCLmK+XjTwgK/qdW7Q3aHcIcO7bbf8B?=
 =?us-ascii?Q?p7Dnbm/YbDAFyWkXgIG3LhsnhOawzemGSyecu2k6yAuyJkE74mIwL9x1qEKF?=
 =?us-ascii?Q?mx4bNGwSTBqylWf4Mjr84grGwVa9p0q+QX5+d1J5Nk7z6NWiq9WpE18r5xcU?=
 =?us-ascii?Q?8NcxOofR/Huk+2pDwWafpONL/klGlmSWeQs3Upm1Vm+2zESJiOoVPXYWbKz1?=
 =?us-ascii?Q?S9TJIERJ7iplTx0K2E69yTf3Hjj7fAjmeCGzN105XU2n0qOSZTOiVUDH2KK7?=
 =?us-ascii?Q?7EGTLeLj05HQaWrQBg0t1d4gPquj7INws112MgERjvzXsLEQDbQZ+TS9UVEn?=
 =?us-ascii?Q?v/myOacdGsoNDeNIZdCp/qMBe/6mWvWPXa3Yiq0RSR1JhTfF2JpzGcMidYrh?=
 =?us-ascii?Q?xwZlsGtOYwSovLcsiiXdk38SYkzCjFYa044rpFWwFWmd8JLathuJz9/t5hp+?=
 =?us-ascii?Q?n9JCTkI9tC1je4xU8k3VdOk0r7KIUXD7Hkl/g/+hX2Q6dIkAgPm6pFof1CzO?=
 =?us-ascii?Q?7cPyT+LIGCOAvzMvarWb+S7c+D5u7Il8JZVVXpNN9G/s9/vFj+U5sLfNGKWf?=
 =?us-ascii?Q?+uEpCfHz3Or+/+Rb6MIOr2R4hDuq2tD2xC2GzlsPql+cm0slnDCU6+7Wm2oy?=
 =?us-ascii?Q?3TLVHQJgM7NynCnGevZaFGSVECsDkwNN6EXTmsihioCfHEG5UbgYxc+PPFX6?=
 =?us-ascii?Q?VkYuXk1v5KFZt3BUjk0RjAIKANxTnzkf3TTyYSTPF4g9+jIDtDcb8z1Wq1hr?=
 =?us-ascii?Q?E+8CfPF92vHPVO7IGE+c2TyUD3tL6fdYci5CtZPCYNRE61oV60BWvgX7+M69?=
 =?us-ascii?Q?yA/R6z0B81OWe2YlpIhVTskrhgV0oHfKUhBKeUUqJ1jVRkilgzkX3Y3kgZM7?=
 =?us-ascii?Q?bgqt3MckcV9dtr7BGRU6BMAGRruWWpwv7SDMhf9uwg9Zpb06z2k87ARrukwa?=
 =?us-ascii?Q?dt27dSMAUaUYTfnCIGeawwmJY5wgYW3d1udNYMELtW6+Cmw7eJc5kNTAOX3w?=
 =?us-ascii?Q?flWfEJJIvXdGB6120n8zunxH43s2kf0FWBaRnv9Hk/LadkZS/EXrndzVHOnz?=
 =?us-ascii?Q?WJ2hvSbV3XM2R7syKCKpFBwO2kFxSOFqZFX9OShGh+fZgXKgjQ+wEvF1Is9X?=
 =?us-ascii?Q?TC8Kb0/JmClKdEC6KZ5nSSGPhYsoIELWPfdUOQkCYcVCDsB93mc/XndOIvNY?=
 =?us-ascii?Q?pT04ICfo0NOB/f+lJT7sFtyLrsRwy6TMcSzdUFX+IAULNVvXwyZI9kjImslh?=
 =?us-ascii?Q?tIwMFwqUGyw5rjTMjNOPKj/9FsPcYZXMR8Bef+4Pxe8Oq2MPJmsQ1CgK5ESN?=
 =?us-ascii?Q?aATHsktA8OXfTjsDa0Q1auBajKLP62QF7l33kTI3PExHL1rGbR2oNWehEe7L?=
 =?us-ascii?Q?IoW+6PVUxdlzGKUQoWLc1qbLX/ukYC32KzttUPo4nb0iEt7S3+P6H1HcmhrV?=
 =?us-ascii?Q?zNe3OHFx5KlTFuSfSxQn/6DkcuXTYzH69tGroLUq1xpul0KWtGcQltZX/83y?=
 =?us-ascii?Q?ww=3D=3D?=
X-OriginatorOrg: moxa.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ba3d243f-afef-47ae-ec4e-08dbc2eb0064
X-MS-Exchange-CrossTenant-AuthSource: PUZPR01MB5405.apcprd01.prod.exchangelabs.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2023 01:57:58.4000
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 5571c7d4-286b-47f6-9dd5-0aa688773c8e
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Bc6t4fZqM+cLsnvzg3OXEWUkbLXsZ7yOARJA7521pUC+7fqbC1Hr/9KGsexh57J3BzqyYjDELM87mHAtn7uKldmyLvR42L+G9OOz4v4MVhQ=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: TY0PR0101MB4788
X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Sun, 01 Oct 2023 18:58:17 -0700 (PDT)

MOXA PCIe RS422/RS485 boards will not function by default because of the
initial default serial interface of all MOXA PCIe boards is set to RS232.

This patch fixes the problem above by setting the initial default serial
interface to RS422 for those MOXA RS422/RS485 PCIe boards.

Signed-off-by: Crescent CY Hsieh <crescentcy.hsieh@moxa.com>
---
 drivers/tty/serial/8250/8250_pci.c | 39 +++++++++++++++++++++++++++++-
 1 file changed, 38 insertions(+), 1 deletion(-)

diff --git a/drivers/tty/serial/8250/8250_pci.c b/drivers/tty/serial/8250/8250_pci.c
index a70546ac361e..31bfe5381000 100644
--- a/drivers/tty/serial/8250/8250_pci.c
+++ b/drivers/tty/serial/8250/8250_pci.c
@@ -1890,17 +1890,54 @@ pci_sunix_setup(struct serial_private *priv,
 #define MOXA_PUART_GPIO_EN	0x09
 #define MOXA_PUART_GPIO_OUT	0x0A
 
+#define MOXA_RS232	0x00
+#define MOXA_RS422	0x01
+#define MOXA_RS485_4W	0x0B
+#define MOXA_RS485_2W	0x0F
+#define MOXA_UIR_OFFSET	0x04
+
 #define MOXA_GPIO_SET_ALL_OUTPUT	0x0F
 
+static int pci_moxa_set_interface(struct pci_dev *dev,
+				  unsigned int port_idx,
+				  unsigned char mode)
+{
+	unsigned long iobar_addr = pci_resource_start(dev, 2);
+	unsigned long UIR_addr = iobar_addr + MOXA_UIR_OFFSET + (port_idx / 2);
+	unsigned char val, intf;
+
+	val = inb(UIR_addr);
+
+	if (port_idx % 2) {
+		intf = mode << 4;
+		val &= 0x0F;
+	} else {
+		intf = mode;
+		val &= 0xF0;
+	}
+	val |= intf;
+	outb(val, UIR_addr);
+
+	return 0;
+}
+
 static int pci_moxa_init(struct pci_dev *dev)
 {
 	unsigned short device = dev->device;
 	unsigned long iobar_addr = pci_resource_start(dev, 2);
+	int i;
 	int num_ports = (device & 0x00F0) >> 4;
 	unsigned char val;
 
 	outb(MOXA_GPIO_SET_ALL_OUTPUT, iobar_addr + MOXA_PUART_GPIO_EN);
-
+	/*
+	 * For the device IDs of MOXA PCIe boards match the pattern 0x*3**,
+	 * the initial default serial interface mode should be set to RS422.
+	 */
+	if ((device & 0x0F00) == 0x0300) {
+		for (i = 0; i < num_ports; ++i)
+			pci_moxa_set_interface(dev, i, MOXA_RS422);
+	}
 	/*
 	 * Enable hardware buffer to prevent break signal output when system boot up.
 	 * This hardware buffer is only supported on Mini PCIe series.
-- 
2.34.1