Received: by 2002:a05:7412:3784:b0:e2:908c:2ebd with SMTP id jk4csp2426392rdb; Wed, 4 Oct 2023 00:08:03 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH41lvZdgYOo74+PVsLYvEA0mPHQYAIWr4k03ZHGnjo6qEwJkMlkgjERheU0mrnlhOoOH38 X-Received: by 2002:a05:6808:1aa5:b0:3ad:f6ad:b9ce with SMTP id bm37-20020a0568081aa500b003adf6adb9cemr1410464oib.15.1696403283218; Wed, 04 Oct 2023 00:08:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696403283; cv=none; d=google.com; s=arc-20160816; b=xOKhMqqKMKh+scbUM05zI6FN559MG4kZClZR2AMSZ870CiWu2JIqCemk4pcoIctZ/q KioHIKoXldpm/LTTyMRPFFqHv4BMToBpNGJb9gS+Zy71NTknkJtrlZT0Snq7As4svn2c E0a+m57TrUXsI+Mh6hc2kw+AvtSh56pIjV9BOioUpFlsXRhJ4aEINAvOHyN3aDxo8Ws1 HWDo9uSOZvQnBmUY8twTbSaUxoCLtgmt4B2yc5K6Z4Q/zSxrIviBRX4dCcLmrcaoFOf9 BzILJFMwj/5cr1hXKmM4xdJlI9KPXXVaB9sIt0cCL2vdgoFX/leo6mx3mHAEBeO9gNCg Vd8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:message-id:references :in-reply-to:subject:cc:to:from:date:mime-version:dkim-signature; bh=MH9KWBMgqso6+BwvpRM3ahjbzr5vwavoxYlNVWr5Dc8=; fh=fQ7rRwo5jd3OPXlgXBeSQzqMWRx9reXauQV4kX3t+2Y=; b=fnTo79XcTt1ZOj4Wputgr43Kx+EONHbfxJkLS68lMmNtsvt7plmnZCuivVcio8nng0 Mue1IxksyWXzAjBpaRWzi1nKHDKOy6Zy5r/q4rEwwYnNDzbTlUFcU8gJYJyLcj8yVw6U WwA7dtufc46dXPJ0iv+4R0FEK2PqPKwCTBq9rDyj+mjwiWCDnYiNfjd0N368AOUNh3Fh RtgbMXE5lwFEMiflcwfZ3MaxWTh+chttcCetGrjwdvtay9xJKlSz0wne1UYgD1eZGZr/ Fne7rv1NGgj+G77SaEUdZDYdjYQV2VBZtGwoiPDl/L3zA4Vr5MZj4M7TW68VktiklSxb 9qJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2022082101 header.b=iqqByt9h; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=walle.cc Return-Path: Received: from groat.vger.email (groat.vger.email. [2620:137:e000::3:5]) by mx.google.com with ESMTPS id 1-20020a630b01000000b0056c0e3c77f7si3039881pgl.805.2023.10.04.00.08.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Oct 2023 00:08:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) client-ip=2620:137:e000::3:5; Authentication-Results: mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2022082101 header.b=iqqByt9h; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=walle.cc Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 74D2182372D4; Wed, 4 Oct 2023 00:08:00 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241486AbjJDHHr (ORCPT + 99 others); Wed, 4 Oct 2023 03:07:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60554 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241453AbjJDHHq (ORCPT ); Wed, 4 Oct 2023 03:07:46 -0400 Received: from mail.3ffe.de (0001.3ffe.de [IPv6:2a01:4f8:c0c:9d57::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EF736AF; Wed, 4 Oct 2023 00:07:41 -0700 (PDT) Received: from 3ffe.de (0001.3ffe.de [IPv6:2a01:4f8:c0c:9d57::1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mail.3ffe.de (Postfix) with ESMTPSA id A177F168B; Wed, 4 Oct 2023 09:07:39 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2022082101; t=1696403259; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=MH9KWBMgqso6+BwvpRM3ahjbzr5vwavoxYlNVWr5Dc8=; b=iqqByt9hnspznEXEbnUfOCTYhmqOBL2lCq3CqX35EOyzDHT8b8leJ1v/g0KOLRCwbtGpX3 9cIcLj7+StsfSTWJoaBTyMJoJPQQQymh3rWFKdpGwDDurZ2+/BNPRxhu/PF53uDmU0fvj6 4EHEi1WQPhn8ys6/Q4BpjX1foGRS2Ldg6TYo9FpwhZO9HVF38vwuLku/jCM2SbYINO68gA Tp8wmXxxLGfxjI4EBgYRD1vAurwKLJEWXGfvm96UeJN7Rwnpd5bEu0w4x+sE8mGXDjMNao yHjQZHTM7rQbgT1FQ5vwKPEgDhGePEspM54gQT6SLQb/CjTOvBUNZF/LMEJPrw== MIME-Version: 1.0 Date: Wed, 04 Oct 2023 09:07:39 +0200 From: Michael Walle To: Dumitru Ceclan Cc: mitrutzceclan@gmail.com, linus.walleij@linaro.org, brgl@bgdev.pl, andy@kernel.org, linux-gpio@vger.kernel.org, Lars-Peter Clausen , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Andy Shevchenko , Arnd Bergmann , ChiaEn Wu , Niklas Schnelle , =?UTF-8?Q?Leonard_G=C3=B6hrs?= , Mike Looijmans , Haibo Chen , Hugo Villeneuve , Ceclan Dumitru , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 2/2] iio: adc: ad7173: add AD7173 driver In-Reply-To: <20230928125443.615006-2-mitrutzceclan@gmail.com> References: <20230928125443.615006-1-mitrutzceclan@gmail.com> <20230928125443.615006-2-mitrutzceclan@gmail.com> Message-ID: X-Sender: michael@walle.cc Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Wed, 04 Oct 2023 00:08:00 -0700 (PDT) Hi, I've just had a look at the gpio-regmap part. > +static int ad7173_mask_xlate(struct gpio_regmap *gpio, unsigned int > base, > + unsigned int offset, unsigned int *reg, > + unsigned int *mask) > +{ > + *mask = AD7173_GPO_DATA(offset); > + *reg = AD7173_REG_GPIO; *reg = base; See also below. > + return 0; > +} > + > +static int ad7173_gpio_init(struct iio_dev *indio_dev) > +{ > + struct ad7173_state *st = iio_priv(indio_dev); > + struct gpio_regmap_config gpio_regmap = {}; > + struct device *dev = &st->sd.spi->dev; > + unsigned int mask; > + > + st->regmap = devm_regmap_init_spi(st->sd.spi, &ad7173_regmap_config); > + if (IS_ERR(st->regmap)) { > + return dev_err_probe(dev, PTR_ERR(st->regmap), > + "Unable to init regmap\n"); > + } > + > + mask = AD7173_GPIO_OP_EN0 | AD7173_GPIO_OP_EN1 | > AD7173_GPIO_OP_EN2_3; > + regmap_update_bits(st->regmap, AD7173_REG_GPIO, mask, mask); > + > + gpio_regmap.parent = dev; > + gpio_regmap.regmap = st->regmap; > + gpio_regmap.ngpio = st->info->num_gpios; > + gpio_regmap.reg_set_base = GPIO_REGMAP_ADDR_ZERO; Why don't you set it to AD7173_REG_GPIO? Register 0 seems wrong, it looks like you're using that to say this is a output-only I/O. > + gpio_regmap.reg_mask_xlate = ad7173_mask_xlate; > + > + st->gpio_regmap = devm_gpio_regmap_register(dev, &gpio_regmap); > + if (IS_ERR(st->gpio_regmap)) { > + return dev_err_probe(dev, PTR_ERR(st->gpio_regmap), > + "Unable to init gpio-regmap\n"); > + } > + > + return 0; > +} > + > +#endif /* CONFIG_GPIOLIB */ Otherwise looks good. But I've noticed that the chip can actually also do input on gpio0 and gpio1. If you ever want to support that, it seems like you need two gpio-regmaps. -michael