Received: by 2002:a05:7412:3784:b0:e2:908c:2ebd with SMTP id jk4csp2718781rdb; Wed, 4 Oct 2023 09:21:37 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH0+/e5aJ1oQQa6fGQ6hcD5Aide3Y3kqcdrkc8p3DTxSPwDEF2etUJ/xbPsl10KiSThXwIj X-Received: by 2002:a17:903:22c8:b0:1c1:d4f4:cd3c with SMTP id y8-20020a17090322c800b001c1d4f4cd3cmr2746611plg.31.1696436497377; Wed, 04 Oct 2023 09:21:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696436497; cv=none; d=google.com; s=arc-20160816; b=VftAC7adUUT56jEpykY7o8tVQC7Kjvn0agHuRTAq/BxSDhT92yrGURCqRWlsYOpeuR TJCqV+uwY+7DjBnM8puqxi6QsNCpNubhAH+w8qm3fdZ1GQ3/TtGmIkErbqWnt0hmnuyy j47vhIprQug6onunG2EMB+bquqeIpuDkYcH8miE8OLoWNio1Waq558RfT3GFZP1+E1lk 5GRdipgslwOoDve3LwiMQLtU1FO/ywtN+gcQLBULQ8xUeft1U0VPoUWcKbLfrKyd1SdG GtVW3w8vMUA2VwnFkjLnfdUX/nzENysykf/Ws6lJ/2rUBK7+Mx+AJ4rI9ifEyfbk3RNR sRWQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=d8kJj48FPoSiHN0b8I4rQ0e7cODuoEICg7m3/mlHsxs=; fh=HqXb5pKQmiRoUvTzW6ObiiLCOTom46cMUEwDs3yZjT8=; b=RDeG5ZUxoVF7joieJ8FuL6bLmthzdgDb0u969SF6eqyxvpJewnZUx3cJjOXoVOoGrz tgoIwo4fM78P7+Ev89D8xX+ib1IIspwfnTN/UWA3pVZS+7SpeUKGstOch59OzKf4PT9H JCIw6qWabe5R+iH9/okqwYhMHcQXcVmcqUaMlDuzqj/4cJ2WCRxL88WowTi5on9Pejl/ +tVbiU8zLTrlMNurZhT9kItLC6UsTGzOrg6by5Q5vgTrasOAy/ROVH3Jz84sfwV1OgSF fNayeYAbwANiekRXC3W3UZKZCFyQCPvrLs8L1E2Z3xmjTKY7fHL7r7PYyUqC4FuVSN+1 5GpA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=p64OTIzu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from pete.vger.email (pete.vger.email. [23.128.96.36]) by mx.google.com with ESMTPS id q8-20020a170902dac800b001c3b4cb8c88si4488801plx.338.2023.10.04.09.21.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Oct 2023 09:21:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) client-ip=23.128.96.36; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=p64OTIzu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id B13AC807C564; Wed, 4 Oct 2023 09:21:34 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243303AbjJDQTE (ORCPT + 99 others); Wed, 4 Oct 2023 12:19:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47696 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243261AbjJDQTD (ORCPT ); Wed, 4 Oct 2023 12:19:03 -0400 Received: from mail-wr1-x42f.google.com (mail-wr1-x42f.google.com [IPv6:2a00:1450:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 06C1ABF for ; Wed, 4 Oct 2023 09:19:00 -0700 (PDT) Received: by mail-wr1-x42f.google.com with SMTP id ffacd0b85a97d-32167a4adaaso33368f8f.1 for ; Wed, 04 Oct 2023 09:18:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1696436338; x=1697041138; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=d8kJj48FPoSiHN0b8I4rQ0e7cODuoEICg7m3/mlHsxs=; b=p64OTIzum01hpspYWarAPpSb/UKK29ql39YL1OaNCd1vxvSQihSOkmuCAJJ5yJYv30 nv9JTeAr5o8n8tH5i0NLmqSMTMzXQOph9tGeSF5PusAjmitFwIplaZgd7zvbbTVyR1vu iI+Ll2JgpPwRMAqLma4c1fYQRoBJn/vFAbkd+uuyhVUdJDE5sdpiyJqZtUtvS7C8ZwYj CZRAT7/wErcr4siWuwQuiI0Vuq8Krgwcbk/Wi//2AJFhLnoD3d/KE4r7CatpxDSAoGqF vxxqfmIK9fRcH/93OZQQeE7J3IKmSpljThRvJhdyNQmXWbgNZPmBKNnPJTfBwo9ieq9u 9RGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1696436338; x=1697041138; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=d8kJj48FPoSiHN0b8I4rQ0e7cODuoEICg7m3/mlHsxs=; b=dnKIjMV3zmTousdFMSmaUiavuzqaF+geo8JdRQlL707g5CgZGRpH7jHHAePvFqxGtx p/plX5kcyvmvDHbfQ6IKYJboJg30Das+jXXD2h21HzB3ELlUEq1GtefgI16LLbBiJIHt hcunsqWEzxX66FLfOHptLgX/8O1WghYlEWylcg+UO0Q3AEfo6itvXeSjVoGGrejwa+RO rgpZtp3GYrepXvO0RX2/QMyVcD8ah6/+Iq30mnJ10Sv1F+EBuCGT6ZsHur/1E/Xkgp43 yIghmPeuLpjzmxdzki7m+7JbXFyK3WeubQD+i7212jiHMcvatYclfHctDRFwd3S/RMK6 7HEw== X-Gm-Message-State: AOJu0YwqmGS5kpfce4EE6UgQGup4tiBEmu47qjg2yt3ZCTG/SQKbbXi3 hAgvHV7C2odzTFoqC+F/7v02UA== X-Received: by 2002:adf:fdc7:0:b0:31f:f982:5395 with SMTP id i7-20020adffdc7000000b0031ff9825395mr2649418wrs.35.1696436338405; Wed, 04 Oct 2023 09:18:58 -0700 (PDT) Received: from x13s-linux.chello.ie (188-141-3-169.dynamic.upc.ie. [188.141.3.169]) by smtp.gmail.com with ESMTPSA id r5-20020adfe685000000b003177074f830sm4366940wrm.59.2023.10.04.09.18.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Oct 2023 09:18:58 -0700 (PDT) From: Bryan O'Donoghue To: andersson@kernel.org, agross@kernel.org, konrad.dybcio@linaro.org, mturquette@baylibre.com, sboyd@kernel.org, dmitry.baryshkov@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, jonathan@marek.ca, quic_tdas@quicinc.com, vladimir.zapolskiy@linaro.org Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, bryan.odonoghue@linaro.org Subject: [PATCH v3 1/4] dt-bindings: clock: Use gcc.yaml for common clock properties Date: Wed, 4 Oct 2023 17:18:50 +0100 Message-Id: <20231004161853.86382-2-bryan.odonoghue@linaro.org> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20231004161853.86382-1-bryan.odonoghue@linaro.org> References: <20231004161853.86382-1-bryan.odonoghue@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Wed, 04 Oct 2023 09:21:34 -0700 (PDT) Various of the camcc bindings are repeated serially. We can use qcom,gcc.yaml to encapsulate the generic repeated patterns. Signed-off-by: Bryan O'Donoghue --- .../bindings/clock/qcom,camcc-sm8250.yaml | 18 ++++-------------- .../bindings/clock/qcom,sc7180-camcc.yaml | 18 ++++-------------- .../bindings/clock/qcom,sc7280-camcc.yaml | 18 ++++-------------- .../bindings/clock/qcom,sdm845-camcc.yaml | 18 ++++-------------- .../bindings/clock/qcom,sm8450-camcc.yaml | 18 ++++-------------- 5 files changed, 20 insertions(+), 70 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,camcc-sm8250.yaml b/Documentation/devicetree/bindings/clock/qcom,camcc-sm8250.yaml index 426335a2841c..3fd3dc1069fb 100644 --- a/Documentation/devicetree/bindings/clock/qcom,camcc-sm8250.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,camcc-sm8250.yaml @@ -15,6 +15,9 @@ description: | See also:: include/dt-bindings/clock/qcom,camcc-sm8250.h +allOf: + - $ref: qcom,gcc.yaml# + properties: compatible: const: qcom,sm8250-camcc @@ -33,15 +36,6 @@ properties: - const: bi_tcxo_ao - const: sleep_clk - '#clock-cells': - const: 1 - - '#reset-cells': - const: 1 - - '#power-domain-cells': - const: 1 - power-domains: items: - description: MMCX power domain @@ -56,14 +50,10 @@ properties: required: - compatible - - reg - clocks - clock-names - - '#clock-cells' - - '#reset-cells' - - '#power-domain-cells' -additionalProperties: false +unevaluatedProperties: false examples: - | diff --git a/Documentation/devicetree/bindings/clock/qcom,sc7180-camcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sc7180-camcc.yaml index 2dfc2a4f1918..c7fe6400ea13 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sc7180-camcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sc7180-camcc.yaml @@ -15,6 +15,9 @@ description: | See also:: include/dt-bindings/clock/qcom,camcc-sc7180.h +allOf: + - $ref: qcom,gcc.yaml# + properties: compatible: const: qcom,sc7180-camcc @@ -31,28 +34,15 @@ properties: - const: iface - const: xo - '#clock-cells': - const: 1 - - '#reset-cells': - const: 1 - - '#power-domain-cells': - const: 1 - reg: maxItems: 1 required: - compatible - - reg - clocks - clock-names - - '#clock-cells' - - '#reset-cells' - - '#power-domain-cells' -additionalProperties: false +unevaluatedProperties: false examples: - | diff --git a/Documentation/devicetree/bindings/clock/qcom,sc7280-camcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sc7280-camcc.yaml index 01feef1cab0a..dcef8de3a905 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sc7280-camcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sc7280-camcc.yaml @@ -15,6 +15,9 @@ description: | See also:: include/dt-bindings/clock/qcom,camcc-sc7280.h +allOf: + - $ref: qcom,gcc.yaml# + properties: compatible: const: qcom,sc7280-camcc @@ -31,28 +34,15 @@ properties: - const: bi_tcxo_ao - const: sleep_clk - '#clock-cells': - const: 1 - - '#reset-cells': - const: 1 - - '#power-domain-cells': - const: 1 - reg: maxItems: 1 required: - compatible - - reg - clocks - clock-names - - '#clock-cells' - - '#reset-cells' - - '#power-domain-cells' -additionalProperties: false +unevaluatedProperties: false examples: - | diff --git a/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml index 91d1f7918037..810b852ae371 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml @@ -15,6 +15,9 @@ description: | See also:: include/dt-bindings/clock/qcom,camcc-sm845.h +allOf: + - $ref: qcom,gcc.yaml# + properties: compatible: const: qcom,sdm845-camcc @@ -27,28 +30,15 @@ properties: items: - const: bi_tcxo - '#clock-cells': - const: 1 - - '#reset-cells': - const: 1 - - '#power-domain-cells': - const: 1 - reg: maxItems: 1 required: - compatible - - reg - clocks - clock-names - - '#clock-cells' - - '#reset-cells' - - '#power-domain-cells' -additionalProperties: false +unevaluatedProperties: false examples: - | diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml index dc3c18e4ead7..6915498deacf 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml @@ -17,6 +17,9 @@ description: | include/dt-bindings/clock/qcom,sm8450-camcc.h include/dt-bindings/clock/qcom,sm8550-camcc.h +allOf: + - $ref: qcom,gcc.yaml# + properties: compatible: enum: @@ -40,29 +43,16 @@ properties: description: A phandle to an OPP node describing required MMCX performance point. - '#clock-cells': - const: 1 - - '#reset-cells': - const: 1 - - '#power-domain-cells': - const: 1 - reg: maxItems: 1 required: - compatible - - reg - clocks - power-domains - required-opps - - '#clock-cells' - - '#reset-cells' - - '#power-domain-cells' -additionalProperties: false +unevaluatedProperties: false examples: - | -- 2.40.1