Received: by 2002:a05:7412:518d:b0:e2:908c:2ebd with SMTP id fn13csp403003rdb; Thu, 5 Oct 2023 09:06:50 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHBdinLSqyCZKpSqqdH2aw25n3L9iwl63sXKkdn20rc6BEmodoAvDjEz7Dw/A/9lEX61TM+ X-Received: by 2002:a05:6a20:324d:b0:14d:7511:1c2 with SMTP id hm13-20020a056a20324d00b0014d751101c2mr4830192pzc.55.1696522009733; Thu, 05 Oct 2023 09:06:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696522009; cv=none; d=google.com; s=arc-20160816; b=Aw4z4p1j0zsGXnETZuLnLh9IeOxHmh+6yN9f8dJM9XOH8e44VV/wD8XEbdV9K0V0Tg nBWnjPLRb/JZqkFDwdNnZrTjb4+s+fgc6dy1TViLXFeAFvHyz2Y0Y5TayxK0PO4X9QW8 fGf6+7E8pAUku94cHN3fD4Wbmus8yQP3H+Gum93PP2ydn535DikLHPnpA+8k24qkIehm h/DWq7X/xDO9IKbrmpZsGIEyGhAIMe+3PwgEGnsfJ5MM+zXr3EfpZzAr2NC40Pj5VBkf Xrxt2O3pugRK7bubUZ8clnip2ytrueznJlRjzZE/NK7hFBNPMBBlLOneBgEQ6YS6viww p2bg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:references :organization:in-reply-to:subject:cc:to:from:dkim-signature; bh=xMcvsHj2kDUguNrREfKqYllHEjYZpO+SpA9x+XhRmsI=; fh=HxA5sfJblFsDihY+hcgDSf5yId3FGhkId/pqomQSt9E=; b=FBGGN0oyv8uvG5rmQzDcwpcSrUeY9wl1QSajY+gVnk5Vurc1eDoTiV6n3P0hS1z5L5 9HqVI1zh1SZc3sfcU/PK5mdnF2QFAkair7byJDUxliSyxyO2p0/Ypfd4Amk5h8r/9ugG bu2zzOFZz9NmnroKk7STZy1DH+6xgUS/nRcX8EZodhO8CIhuwGnKpD6sZM44JC+13h/8 S6fohLUQctr2p5XE9V1/OVWLhO+s6Wfo7kGna8v5FfSw046jA5EKHgcgZBX98YZ1+RHE HCHMdVUd83LmW2bDjh4hlUbtDRvFu/BF57RipajxvtQECzOq5MThdeBdVhD4bSs1iesG rPLg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=WxCDvX4m; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from groat.vger.email (groat.vger.email. [2620:137:e000::3:5]) by mx.google.com with ESMTPS id r188-20020a632bc5000000b0056c403cd155si1651176pgr.596.2023.10.05.09.06.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Oct 2023 09:06:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) client-ip=2620:137:e000::3:5; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=WxCDvX4m; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 84AB183887BF; Thu, 5 Oct 2023 09:06:16 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235243AbjJEQCv (ORCPT + 99 others); Thu, 5 Oct 2023 12:02:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40514 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237631AbjJEQBM (ORCPT ); Thu, 5 Oct 2023 12:01:12 -0400 Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.126]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 339362D4B for ; Thu, 5 Oct 2023 06:50:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1696513854; x=1728049854; h=from:to:cc:subject:in-reply-to:references:date: message-id:mime-version; bh=7cLwqKiXl9KfzXnflp8oVp0nz4eFfG4OmGWuM2JBzIs=; b=WxCDvX4m82tFxDRTHzzHNBEhUCRQujuzHmBqQxGU7edfElv+/Kz8qLhA WNgIcPhgF+Nh7OeQE3rsdPAwp/5NSV4y7ikeh6qdsgMyTInpL6SYBJ4Et eq6FLuTIygR0cGQLT4mx1GJf6Yn6sM+qhQegTHG5aX6DXaC/6FFouCXGN nLhFdYceAMJx564N6s6BijnYL+SbDj83re4JSgxsqj3IEvoWfbDpLH0Fj gLY+8koM1IdqS8w6g2FKJbCes7/0lTBPzssTHS29H8rLuf4PNP0Wr2Ils d+ad75VRqNJjXXWRq8F6e5yo5W7WSADyPaQePqRNBmsM6RGbx0F8XU/pd w==; X-IronPort-AV: E=McAfee;i="6600,9927,10853"; a="368534710" X-IronPort-AV: E=Sophos;i="6.03,202,1694761200"; d="scan'208";a="368534710" Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 05 Oct 2023 03:22:21 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10853"; a="822066068" X-IronPort-AV: E=Sophos;i="6.03,202,1694761200"; d="scan'208";a="822066068" Received: from icoveix-mobl1.ger.corp.intel.com (HELO localhost) ([10.252.55.203]) by fmsmga004-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 05 Oct 2023 03:22:17 -0700 From: Jani Nikula To: Uros Bizjak , intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: Uros Bizjak , Joonas Lahtinen , Rodrigo Vivi , Tvrtko Ursulin , David Airlie , Daniel Vetter Subject: Re: [PATCH] drm/i915/pmu: Use local64_try_cmpxchg in i915_pmu_event_read In-Reply-To: <20230703150859.6176-1-ubizjak@gmail.com> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo References: <20230703150859.6176-1-ubizjak@gmail.com> Date: Thu, 05 Oct 2023 13:22:15 +0300 Message-ID: <87ttr5cqso.fsf@intel.com> MIME-Version: 1.0 Content-Type: text/plain X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Thu, 05 Oct 2023 09:06:16 -0700 (PDT) On Mon, 03 Jul 2023, Uros Bizjak wrote: > Use local64_try_cmpxchg instead of local64_cmpxchg (*ptr, old, new) == old > in i915_pmu_event_read. x86 CMPXCHG instruction returns success in ZF flag, > so this change saves a compare after cmpxchg (and related move instruction > in front of cmpxchg). > > Also, try_cmpxchg implicitly assigns old *ptr value to "old" when cmpxchg > fails. There is no need to re-read the value in the loop. > > No functional change intended. > > Cc: Jani Nikula > Cc: Joonas Lahtinen > Cc: Rodrigo Vivi > Cc: Tvrtko Ursulin > Cc: David Airlie > Cc: Daniel Vetter > Signed-off-by: Uros Bizjak > --- > drivers/gpu/drm/i915/i915_pmu.c | 9 ++++----- > 1 file changed, 4 insertions(+), 5 deletions(-) > > diff --git a/drivers/gpu/drm/i915/i915_pmu.c b/drivers/gpu/drm/i915/i915_pmu.c > index d35973b41186..108b675088ba 100644 > --- a/drivers/gpu/drm/i915/i915_pmu.c > +++ b/drivers/gpu/drm/i915/i915_pmu.c > @@ -696,12 +696,11 @@ static void i915_pmu_event_read(struct perf_event *event) > event->hw.state = PERF_HES_STOPPED; > return; > } > -again: > - prev = local64_read(&hwc->prev_count); > - new = __i915_pmu_event_read(event); > > - if (local64_cmpxchg(&hwc->prev_count, prev, new) != prev) > - goto again; > + prev = local64_read(&hwc->prev_count); > + do { > + new = __i915_pmu_event_read(event); > + } while (!local64_try_cmpxchg(&hwc->prev_count, &prev, new)); Chased through the documentation again, and pushed to drm-intel-next. Thanks for the patch. BR, Jani. > > local64_add(new - prev, &event->count); > } -- Jani Nikula, Intel