Received: by 2002:a05:7412:da14:b0:e2:908c:2ebd with SMTP id fe20csp509143rdb; Fri, 6 Oct 2023 09:42:46 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGCj+iFK/gO0IcA9HQRzNukhRgjuxKHxXmUN7pdpY/kmdz0aQa7N+JnCZtYLnS8dEm64hn4 X-Received: by 2002:a17:90b:fd1:b0:274:922d:4b35 with SMTP id gd17-20020a17090b0fd100b00274922d4b35mr8406981pjb.1.1696610566188; Fri, 06 Oct 2023 09:42:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696610566; cv=none; d=google.com; s=arc-20160816; b=WWvoDzh0LIX5YJcrcVpRWgdDKYCvC2xdS+07Dp3gfEDyL6FQyQhZCxGC8GZ+wPenTC Q9MhkGAkchZHNO8AtJRZgjPSi/WIh0VSgCxcVWUzadRvCZ8EyC/dfwUnlUY8O4muNquw wyW6AMTgAaFtJ4qZq67uxGYTTZl6bY4VNht+ZdwTgEg8z1C5Qt41Xw3SGCeMN19qxtGG cR7VeVCHzZ+zv2rP2aofRG2015/Y8bp01Gy0XDrbX5WJR/MHp5zcpbnMagtVpuPQGaYr en0CwvoAse/V8TVXRPzw9e/hF9jcB7mi0s4Lw3hvEAN2KTdftMmy06piQ8AbmiIDCdXX GvNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=ZrvHvanfZKaEQ9Yb1xF3G2UGyTedQ1ADIUX6l+5gBao=; fh=k582jSlci6uTztoHpzXN2a6Foym20J+xbJc48KNsUhM=; b=0Hov4D2giQQRvh+uwmZ/IFBi03M6sRH+rxCE0nIRmbMf14rtji7k0Prs9JRhAUtrvt 2pMtk4VfRP+jeak0Lo7OtglSWxBmIxgYsUUia1aZI3e2/FtAv14DCJpfVvDDEn8R/6bc vfnDuUMzkEhsQoxwgTaYDuR4X1usV83364K4IWKbNaXdx3OocTyKEMQ2kCwYny7/i/v2 2g32L8wKNYF0kqSduyOl0DS+6gzZbsT34khL7WZzUQdxCL6iWL5p2PdxQQY3T8Zg0weh /b9Psm9UDl27exFkfp51ykXfHz9KcS0NI9vNYwuRUqIqZfmLIxWeTzdJ1d7dRvQKKCB6 j5/w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="jdY/YNXG"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from howler.vger.email (howler.vger.email. [2620:137:e000::3:4]) by mx.google.com with ESMTPS id rm12-20020a17090b3ecc00b00277651787f1si4552615pjb.145.2023.10.06.09.42.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Oct 2023 09:42:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) client-ip=2620:137:e000::3:4; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="jdY/YNXG"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by howler.vger.email (Postfix) with ESMTP id 30ECC89630CE; Fri, 6 Oct 2023 09:42:30 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at howler.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233036AbjJFQlp (ORCPT + 99 others); Fri, 6 Oct 2023 12:41:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49680 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232972AbjJFQl3 (ORCPT ); Fri, 6 Oct 2023 12:41:29 -0400 Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 55A6BC2; Fri, 6 Oct 2023 09:41:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1696610488; x=1728146488; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=sqlUd/J5XBudJ04yCoAuAKyPY6TW044eZAMIMwmxPNU=; b=jdY/YNXGEnaDDjMw6cFGFg6EHLRxTB73uoUvshd13KolzsDTEaT/texf yW8MQruF+elODGU9GJJ+ytSQZ4/nyFbvwADTDW9oaQfOqwRMniZJH9GyR yWHf6DkCJmxtuMA0YspCw4Nfsxjv97QqD/WYWzoG7AbEjldVIb1GNbYs8 3J9fWmqCQbRw5bcGury98B3gX5UXB0swGUqxIyLNn0U9MIwdnFgXalG3s +/z8hXbXMNpjYic0GkX8poJdDZMZLKnjs2QzUOQ43TPzW9rVodjwdcymz dlvPsiiju+ZkaTiIMTVhXsxJGJBxx/3Y8EI5Xs/mghKI2DWFL0Lye1Evq g==; X-IronPort-AV: E=McAfee;i="6600,9927,10855"; a="364063179" X-IronPort-AV: E=Sophos;i="6.03,204,1694761200"; d="scan'208";a="364063179" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Oct 2023 09:41:24 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10855"; a="842892855" X-IronPort-AV: E=Sophos;i="6.03,204,1694761200"; d="scan'208";a="842892855" Received: from rchatre-ws.ostc.intel.com ([10.54.69.144]) by fmsmga003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Oct 2023 09:41:24 -0700 From: Reinette Chatre To: jgg@nvidia.com, yishaih@nvidia.com, shameerali.kolothum.thodi@huawei.com, kevin.tian@intel.com, alex.williamson@redhat.com Cc: kvm@vger.kernel.org, dave.jiang@intel.com, jing2.liu@intel.com, ashok.raj@intel.com, fenghua.yu@intel.com, tom.zanussi@linux.intel.com, reinette.chatre@intel.com, linux-kernel@vger.kernel.org, patches@lists.linux.dev Subject: [RFC PATCH V2 06/18] vfio/pci: Separate MSI and MSI-X handling Date: Fri, 6 Oct 2023 09:41:01 -0700 Message-Id: <3fcc1552648614e2d37fa2dc997f59184efad838.1696609476.git.reinette.chatre@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=2.7 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on howler.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Fri, 06 Oct 2023 09:42:30 -0700 (PDT) X-Spam-Level: ** VFIO PCI interrupt management uses a single entry for both MSI and MSI-X management with the called functions using a boolean when necessary to distinguish between MSI and MSI-X. This remains unchanged. Virtual device interrupt management should not be required to use the same callback for both MSI and MSI-X. It may be possible for a virtual device to not support MSI at all and only provide MSI-X interrupt management. Separate the MSI and MSI-X interrupt management by allowing different callbacks for each interrupt type. For PCI devices the callback remains the same. Signed-off-by: Reinette Chatre --- drivers/vfio/pci/vfio_pci_intrs.c | 14 +++++++++++++- include/linux/vfio_pci_core.h | 3 +++ 2 files changed, 16 insertions(+), 1 deletion(-) diff --git a/drivers/vfio/pci/vfio_pci_intrs.c b/drivers/vfio/pci/vfio_pci_intrs.c index e2d39b7561b8..76ec5af3681a 100644 --- a/drivers/vfio/pci/vfio_pci_intrs.c +++ b/drivers/vfio/pci/vfio_pci_intrs.c @@ -800,6 +800,7 @@ struct vfio_pci_intr_ops vfio_pci_intr_ops = { .set_intx_unmask = vfio_pci_set_intx_unmask, .set_intx_trigger = vfio_pci_set_intx_trigger, .set_msi_trigger = vfio_pci_set_msi_trigger, + .set_msix_trigger = vfio_pci_set_msi_trigger, .set_err_trigger = vfio_pci_set_err_trigger, .set_req_trigger = vfio_pci_set_req_trigger, }; @@ -838,7 +839,6 @@ int vfio_pci_set_irqs_ioctl(struct vfio_pci_intr_ctx *intr_ctx, uint32_t flags, } break; case VFIO_PCI_MSI_IRQ_INDEX: - case VFIO_PCI_MSIX_IRQ_INDEX: switch (flags & VFIO_IRQ_SET_ACTION_TYPE_MASK) { case VFIO_IRQ_SET_ACTION_MASK: case VFIO_IRQ_SET_ACTION_UNMASK: @@ -850,6 +850,18 @@ int vfio_pci_set_irqs_ioctl(struct vfio_pci_intr_ctx *intr_ctx, uint32_t flags, break; } break; + case VFIO_PCI_MSIX_IRQ_INDEX: + switch (flags & VFIO_IRQ_SET_ACTION_TYPE_MASK) { + case VFIO_IRQ_SET_ACTION_MASK: + case VFIO_IRQ_SET_ACTION_UNMASK: + /* XXX Need masking support exported */ + break; + case VFIO_IRQ_SET_ACTION_TRIGGER: + if (intr_ctx->ops->set_msix_trigger) + func = intr_ctx->ops->set_msix_trigger; + break; + } + break; case VFIO_PCI_ERR_IRQ_INDEX: switch (flags & VFIO_IRQ_SET_ACTION_TYPE_MASK) { case VFIO_IRQ_SET_ACTION_TRIGGER: diff --git a/include/linux/vfio_pci_core.h b/include/linux/vfio_pci_core.h index aba69669ec25..e9bfca9a0c0a 100644 --- a/include/linux/vfio_pci_core.h +++ b/include/linux/vfio_pci_core.h @@ -72,6 +72,9 @@ struct vfio_pci_intr_ops { int (*set_msi_trigger)(struct vfio_pci_intr_ctx *intr_ctx, unsigned int index, unsigned int start, unsigned int count, uint32_t flags, void *data); + int (*set_msix_trigger)(struct vfio_pci_intr_ctx *intr_ctx, + unsigned int index, unsigned int start, + unsigned int count, uint32_t flags, void *data); int (*set_err_trigger)(struct vfio_pci_intr_ctx *intr_ctx, unsigned int index, unsigned int start, unsigned int count, uint32_t flags, void *data); -- 2.34.1