Received: by 2002:a05:7412:da14:b0:e2:908c:2ebd with SMTP id fe20csp1935352rdb; Mon, 9 Oct 2023 07:33:10 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE5qfp2YlC/oS3G+nYeeHcqJ4t/x1+wGbCr9oeXbT8fEhyIKYalGzgwfSoI8mlJv+mCONxS X-Received: by 2002:a17:90a:5415:b0:279:5a3:d5f with SMTP id z21-20020a17090a541500b0027905a30d5fmr20181936pjh.9.1696861989821; Mon, 09 Oct 2023 07:33:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696861989; cv=none; d=google.com; s=arc-20160816; b=FLuEzmv0SkCyaVZ7rEsEfIXIkiCivDqOnfB/UcF9uGF0pLUmLABb31KVtTBlQOCo9A flElXln+fEvl3YMryJhvn330hLSea9uttPqB9MGeW6YbHHsLfPmHmkPMRFSRjIGLQn0D nNxAHgwcryWHENIlYKoFRKD6GVZtXfWLUGKdSRdycEvylNhs3sNwUmehkCyICTbS0DBc SvrWNzqRKHs107N1IRqbGO4P6Pfp513C1D3K3n7EnFF3xmGpA2RAyxqFp3JUYCuvWI2J Z2mE50eVXP/0tcfOd9l8qG3/sMYP+pjRDfkZKqU7ZM6zAlvN53/AODC3bgRDxDu7+wRG supw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id; bh=MUpT4bIIQsjN0H1vb158V9+Ka9CRra4lPs6tMfI7Xdw=; fh=eyX9uBZUAvegNm17FEJ7bmnQjfQqZE5WuD1WTEsbQGA=; b=XxRaAMsA1BT5VokP4OTaLo2etQ3NIz4FmJA2jWiCO2b0eCrqnqK/f/kbUGODfHrfq0 lIGDKJ75GMKSliHDae2Cl1CNy1p9AhZXDfglIny6PKqtLLg94rOfm9Gmg/erKd9uMPn/ ViZP7DUCCvkGAvupxnKecqZxE9B3i3YR+YuiKVR43VeVhbIu9TLwV8p51nQOSvxKaQWH YEI7Yt2e1VGheqvg19nOnAY1aqkuMaBkM55fvBmNyuls90O1k7gRaTGp3TSlZbm+W1Lq zttu70b69Nhji19X/c4voUzJZYEeF9sy+jl0z8JXijZQzYw5//MUbornJVmReCh8MFPT TFTQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from morse.vger.email (morse.vger.email. [2620:137:e000::3:1]) by mx.google.com with ESMTPS id d20-20020a17090ac25400b0027740943ec2si5202896pjx.158.2023.10.09.07.33.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Oct 2023 07:33:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) client-ip=2620:137:e000::3:1; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by morse.vger.email (Postfix) with ESMTP id 56396801CEE9; Mon, 9 Oct 2023 07:33:07 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at morse.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232645AbjJIOc7 (ORCPT + 99 others); Mon, 9 Oct 2023 10:32:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51324 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231747AbjJIOc6 (ORCPT ); Mon, 9 Oct 2023 10:32:58 -0400 Received: from mail.loongson.cn (mail.loongson.cn [114.242.206.163]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id BE92AA3 for ; Mon, 9 Oct 2023 07:32:54 -0700 (PDT) Received: from loongson.cn (unknown [10.20.42.43]) by gateway (Coremail) with SMTP id _____8BxY_ATDyRlWVYwAA--.27396S3; Mon, 09 Oct 2023 22:32:51 +0800 (CST) Received: from [10.20.42.43] (unknown [10.20.42.43]) by localhost.localdomain (Coremail) with SMTP id AQAAf8Bx7twMDyRliescAA--.61602S3; Mon, 09 Oct 2023 22:32:44 +0800 (CST) Message-ID: <4f1af31b-15be-cb47-6b34-45de1b5696be@loongson.cn> Date: Mon, 9 Oct 2023 22:32:44 +0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.15.1 Subject: Re: [PATCH v2] loongarch/mm: disable WUC for pgprot_writecombine as same as ioremap_wc To: Icenowy Zheng , Huacai Chen , WANG Xuerui Cc: Andrew Morton , Weihao Li , "Mike Rapoport (IBM)" , Jun Yi , Baoquan He , "Matthew Wilcox (Oracle)" , David Hildenbrand , Hongchen Zhang , Binbin Zhou , Zhen Lei , Tiezhu Yang , Thomas Gleixner , Zhihong Dong , loongarch@lists.linux.dev, linux-kernel@vger.kernel.org References: <20231009042841.635366-1-uwu@icenowy.me> Content-Language: en-US From: Sui Jingfeng In-Reply-To: <20231009042841.635366-1-uwu@icenowy.me> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-CM-TRANSID: AQAAf8Bx7twMDyRliescAA--.61602S3 X-CM-SenderInfo: xvxlyxpqjiv03j6o00pqjv00gofq/ X-Coremail-Antispam: 1Uk129KBj93XoWxWr4kJw1fKr15XrWfWryUurX_yoWrAr1rpF 9rZryktFs5GFnayrnFyryq9r1UArs7GasFga4UKryDZFyjqr109w40yrWDZa48Z393CrW0 qF4F9r1DZF4qy3cCm3ZEXasCq-sJn29KB7ZKAUJUUUUD529EdanIXcx71UUUUU7KY7ZEXa sCq-sGcSsGvfJ3Ic02F40EFcxC0VAKzVAqx4xG6I80ebIjqfuFe4nvWSU5nxnvy29KBjDU 0xBIdaVrnRJUUUPIb4IE77IF4wAFF20E14v26r1j6r4UM7CY07I20VC2zVCF04k26cxKx2 IYs7xG6rWj6s0DM7CIcVAFz4kK6r1Y6r17M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48v e4kI8wA2z4x0Y4vE2Ix0cI8IcVAFwI0_JFI_Gr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI 0_Gr0_Cr1l84ACjcxK6I8E87Iv67AKxVW8Jr0_Cr1UM28EF7xvwVC2z280aVCY1x0267AK xVWxJr0_GcWln4kS14v26r126r1DM2AIxVAIcxkEcVAq07x20xvEncxIr21l57IF6xkI12 xvs2x26I8E6xACxx1l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1q 6rW5McIj6I8E87Iv67AKxVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4 1lc7I2V7IY0VAS07AlzVAYIcxG8wCY1x0262kKe7AKxVWUtVW8ZwCF04k20xvY0x0EwIxG rwCFx2IqxVCFs4IE7xkEbVWUJVW8JwCFI7km07C267AKxVWUAVWUtwC20s026c02F40E14 v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_GFv_WrylIxkG c2Ij64vIr41lIxAIcVC0I7IYx2IY67AKxVWUCVW8JwCI42IY6xIIjxv20xvEc7CjxVAFwI 0_Gr0_Cr1lIxAIcVCF04k26cxKx2IYs7xG6r1j6r1xMIIF0xvEx4A2jsIE14v26r1j6r4U MIIF0xvEx4A2jsIEc7CjxVAFwI0_Gr0_Gr1UYxBIdaVFxhVjvjDU0xZFpf9x07jnEfOUUU UU= X-Spam-Status: No, score=-0.5 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,NICE_REPLY_A,RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Mon, 09 Oct 2023 07:33:07 -0700 (PDT) Hi, On 2023/10/9 12:28, Icenowy Zheng wrote: > Currently the code disables WUC only disables it for ioremap_wc(), which > is only used when mapping writecombine pages like ioremap() (mapped to > the kernel space). For VRAM mapped in TTM/GEM, it's mapped with a > crafted pgprot with pgprot_writecombine() function, which isn't > corrently disabled now. > > Disable WUC for pgprot_writecombine() (fallback to SUC) too. > > This improves AMDGPU driver stability on Loongson 3A5000 machines. > > Signed-off-by: Icenowy Zheng > --- > Changes since v1: > - Removed _WC macros > - Mention ioremap_wc in commit message > > arch/loongarch/include/asm/io.h | 5 ++--- > arch/loongarch/include/asm/pgtable-bits.h | 4 +++- > arch/loongarch/kernel/setup.c | 10 +++++----- > 3 files changed, 10 insertions(+), 9 deletions(-) > > diff --git a/arch/loongarch/include/asm/io.h b/arch/loongarch/include/asm/io.h > index 0dcb36b32cb25..290aad87a8847 100644 > --- a/arch/loongarch/include/asm/io.h > +++ b/arch/loongarch/include/asm/io.h > @@ -52,10 +52,9 @@ static inline void __iomem *ioremap_prot(phys_addr_t offset, unsigned long size, > * @offset: bus address of the memory > * @size: size of the resource to map > */ > -extern pgprot_t pgprot_wc; > - > #define ioremap_wc(offset, size) \ > - ioremap_prot((offset), (size), pgprot_val(pgprot_wc)) > + ioremap_prot((offset), (size), pgprot_val( \ > + wc_enabled ? PAGE_KERNEL_WUC : PAGE_KERNEL_SUC)) > > #define ioremap_cache(offset, size) \ > ioremap_prot((offset), (size), pgprot_val(PAGE_KERNEL)) > diff --git a/arch/loongarch/include/asm/pgtable-bits.h b/arch/loongarch/include/asm/pgtable-bits.h > index 35348d4c4209a..a3d827701736d 100644 > --- a/arch/loongarch/include/asm/pgtable-bits.h > +++ b/arch/loongarch/include/asm/pgtable-bits.h > @@ -92,6 +92,8 @@ > > #ifndef __ASSEMBLY__ > > +extern bool wc_enabled; > + > #define _PAGE_IOREMAP pgprot_val(PAGE_KERNEL_SUC) > > #define pgprot_noncached pgprot_noncached > @@ -111,7 +113,7 @@ static inline pgprot_t pgprot_writecombine(pgprot_t _prot) > { > unsigned long prot = pgprot_val(_prot); > > - prot = (prot & ~_CACHE_MASK) | _CACHE_WUC; > + prot = (prot & ~_CACHE_MASK) | (wc_enabled ? _CACHE_WUC : _CACHE_SUC); > > return __pgprot(prot); > } > diff --git a/arch/loongarch/kernel/setup.c b/arch/loongarch/kernel/setup.c > index 7783f0a3d742c..465c1dbb6f4b4 100644 > --- a/arch/loongarch/kernel/setup.c > +++ b/arch/loongarch/kernel/setup.c > @@ -161,19 +161,19 @@ static void __init smbios_parse(void) > } > > #ifdef CONFIG_ARCH_WRITECOMBINE > -pgprot_t pgprot_wc = PAGE_KERNEL_WUC; > +bool wc_enabled = true; > #else > -pgprot_t pgprot_wc = PAGE_KERNEL_SUC; > +bool wc_enabled; > #endif > > -EXPORT_SYMBOL(pgprot_wc); > +EXPORT_SYMBOL(wc_enabled); > > static int __init setup_writecombine(char *p) > { > if (!strcmp(p, "on")) > - pgprot_wc = PAGE_KERNEL_WUC; > + wc_enabled = true; > else if (!strcmp(p, "off")) > - pgprot_wc = PAGE_KERNEL_SUC; > + wc_enabled = false; > else > pr_warn("Unknown writecombine setting \"%s\".\n", p); > Good catch! But this will make the write combine(WC) mappings completely unusable on LoongArch. This is nearly equivalent to say that LoongArch don't support write combine at all. But the write combine(WC) mappings works fine for software based drm drivers, such as drm/loongson and drm/ast etc. Even include drm/radeon and drm/amdgpu with pure software rendering setup (by putting Option "Accel" "off" into 10-amdgpu.conf or 10-radeon.conf) After merge this patch, the performance drop dramatically for 2D software rendering based display controller drivers. Well, this patch itself is a good catch, as it is a fix for the commit <16c52e503043> ("LoongArch: Make WriteCombine configurable for ioremap()"). But I'm afraid that both of this commit and the <16c52e503043> commit are not a *real* fix write combine related issue on LoongArch. It just negative sidestep of the real problem.