Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) client-ip=23.128.96.33;
From:   "Manne, Nava kishore" <nava.kishore.manne@amd.com>
To:     Xu Yilun <yilun.xu@linux.intel.com>
CC:     "mdf@kernel.org" <mdf@kernel.org>,
        "hao.wu@intel.com" <hao.wu@intel.com>,
        "yilun.xu@intel.com" <yilun.xu@intel.com>,
        "trix@redhat.com" <trix@redhat.com>,
        "linux-fpga@vger.kernel.org" <linux-fpga@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "Pandey, Radhey Shyam" <radhey.shyam.pandey@amd.com>
Subject: RE: [PATCH] fpga: versal: Add support for 44-bit DMA operations
Thread-Topic: [PATCH] fpga: versal: Add support for 44-bit DMA operations
Thread-Index: AQHZ9cl2nMPXzgW2BE2GmT0X/Yd8VbA98NiAgASXdQA=
Date:   Tue, 10 Oct 2023 05:37:43 +0000
Message-ID: <DM6PR12MB3993439C9BE6F52664D9C394CDCDA@DM6PR12MB3993.namprd12.prod.outlook.com>
References: <20231003071409.4165149-1-nava.kishore.manne@amd.com>
 <ZSEF1TOpd13BkCXL@yilunxu-OptiPlex-7050>
In-Reply-To: <ZSEF1TOpd13BkCXL@yilunxu-OptiPlex-7050>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?OdzdVc0gvfNKJCbbhyt9JLWzb0Yd+faPBq6Y6KfrwerfBQctdFSNOlbjBOHp?=
 =?us-ascii?Q?TOCgZ+zHlz0w8KwfI1qWfQig6FDUXg5aAEBv13VGsYmhfs5n0WxPWYGUWD+O?=
 =?us-ascii?Q?Q5bZN4mql9p47B9Q9IIQruiGPquEuRfqqbpGKB1Z+W8WmapHKvP5MMmq5ba/?=
 =?us-ascii?Q?TqZT/i80JWXhyqg0DSGVPLpTcvdblGsOfuf7Uz9chpHCyFZFT19+Qkuuwnvr?=
 =?us-ascii?Q?xNeLKXQX60I5WUd9u2wy1EVcEST1XkR/qpEtORHNSAR8H6LzupW0set8NAqt?=
 =?us-ascii?Q?cuAnR/TUDM4kuG6cjcG6yuwhfKvpBaJ3EKfFDYku8muBgr8RwNtq9CDVqYs1?=
 =?us-ascii?Q?/MERhWT3OhJl2cFaK7gAxuLoI9HG9qiaOgjT1ZqIPURZt3nSLQiJ7D1ON9Bo?=
 =?us-ascii?Q?iv4ZFzPtXir81FqZ+IJeF7I1LOOXE7AAo0TKLPart6+rkN1LhR6Mi4pH44h1?=
 =?us-ascii?Q?ikvlR2ynB+tDo3UJQJcqgtBN3tvbAoA1WwL7MUvzYBEU1yO1+XGeEqnmX/8v?=
 =?us-ascii?Q?SAO0W5B7uwJ4tSKb8m+weCpqYM8YrBo0zhgvJTtPNUh3aB89om7DM6A5uwxg?=
 =?us-ascii?Q?ucT0ELzvEReAMeU26wzT3FyTgRN3DtUhbp/JGp6nJ2O/ibOxpe6xq/Mrs2Rn?=
 =?us-ascii?Q?ZFdtFw6kXdpSUz/7IKIqPbqZf+lo1kWbgBx+Tm8DKUUH8arSbz+irIRYYoOC?=
 =?us-ascii?Q?jcC7mFa3M/b8NPf65WrySukckeH7uMz9jw0UklowAmzn9UTu2+elou4vLaSW?=
 =?us-ascii?Q?/fg60J+h+AHIfIhpY/YLoEyrfVdDw0ZfFC8b/LoO42ep+s7RswDJAZvvK98d?=
 =?us-ascii?Q?nnFWafkfcLvbz53jn68AcdaBBwKz//o3hP7sxybH3yfl6Mrwg6tSM4S7qQH+?=
 =?us-ascii?Q?QEZmoFyrCLY3XXJptJjqGo7T4wToSLpLHdhuA9rOPgt3k5kv1Jr1VvQf0HHc?=
 =?us-ascii?Q?32+4URSuMb2t8doOp06u6m3D3r81mlM4IdTERLoKqiihHHU9qrb40DDt+nsn?=
 =?us-ascii?Q?9t4TKwz7ZceoK50fHOD18tGHZyaESrJVJKF0GnM1QfLFEbrGxY2W26iZjrT0?=
 =?us-ascii?Q?LowFj7on0H2Iq5eB3/RG+2jBW9IgVBr8Rlo292A7W0/O+uwYDVPp4Ieyw3FM?=
 =?us-ascii?Q?61GW01Iy6B/3lKN82eZ9I9m9+2qKYsoMydrHPphC73JKkF5JXPVxWbeV2Q8T?=
 =?us-ascii?Q?vrjJzAhdcJEcuyNBT5M5hJsnwFeBdHli3E1lDHjEBpYOtRlYL2o/vOYv2//g?=
 =?us-ascii?Q?6OgG5uaF9WPNzJNbFk/fX5y4xssqmT8VEMVy5yBMLIZCrpINeB1EyL8GRBJP?=
 =?us-ascii?Q?TwUqhNty2CgqEFIk0gwfb5qsXEEHz6t1uPjbNsnY9HEh24AbjQMyQZ8M0RH9?=
 =?us-ascii?Q?jFogV5X3NAnBoVvS19IszsJaKGRwFy4HMwrJ/DjEX81nUTykqWtwYLo5UmDR?=
 =?us-ascii?Q?AmtSmQnDyy/hKey7gO8DUdDaI7EOJjgqjgzcSsDhdlq1s+ReWlys9FYEKNoZ?=
 =?us-ascii?Q?ivHxNNr6Ri9eyTnlDYSVgJ3+OWN8ihdoxAkdLGr4zjBDXjkavOpF8MW4L+YV?=
 =?us-ascii?Q?/CxS/KhLMPgOVzMv/9A=3D?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM6PR12MB3993.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4a975a68-94f0-462d-b0a6-08dbc95306d7
X-MS-Exchange-CrossTenant-originalarrivaltime: 10 Oct 2023 05:37:43.7296
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: Pc1xbnaw+EmTe07j8NTe7sflrW1JCA8StPpe2e8XwAHfr8UnEi8NmRu1sB2O2UX4
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL1PR12MB5969
X-Spam-Status: No, score=2.7 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no
	autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Mon, 09 Oct 2023 22:38:03 -0700 (PDT)
X-Spam-Level: **

Hi Yilun,

	Thanks for providing the review comments.
Please find my response inline.

> -----Original Message-----
> From: Xu Yilun <yilun.xu@linux.intel.com>
> Sent: Saturday, October 7, 2023 12:47 PM
> To: Manne, Nava kishore <nava.kishore.manne@amd.com>
> Cc: mdf@kernel.org; hao.wu@intel.com; yilun.xu@intel.com;
> trix@redhat.com; linux-fpga@vger.kernel.org; linux-kernel@vger.kernel.org=
;
> Pandey, Radhey Shyam <radhey.shyam.pandey@amd.com>
> Subject: Re: [PATCH] fpga: versal: Add support for 44-bit DMA operations
>=20
> On Tue, Oct 03, 2023 at 12:44:09PM +0530, Nava kishore Manne wrote:
> > The existing implementation support only 32-bit DMA operation.
> > So, it fails to load the bitstream for the high DDR designs(Beyond 4GB)=
.
> > To fix this issue update the DMA mask handling logic to support 44-bit
>=20
> This is the HW defined DMA addressing capability. Does the device only
> support up to 44 bits DMA? Any Doc?
>=20
The versal platform supports a maximum physical address size is 44-bit in A=
Arch64.
For more details, please refer the Versal TRM (Memory space- section):
 https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/Memory-Space

Regards,
Navakishore.