Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp26672rdg; Tue, 10 Oct 2023 03:16:59 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEvUuWoSJoSo5gA2Zi/qJseFbI4l+BV58nzZLczhg637yRUjMxChQkxFVt21QWQ+WuOgsnv X-Received: by 2002:a05:6a20:7f9a:b0:163:a041:336c with SMTP id d26-20020a056a207f9a00b00163a041336cmr19472276pzj.48.1696933019520; Tue, 10 Oct 2023 03:16:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696933019; cv=none; d=google.com; s=arc-20160816; b=1HUqVSuE4gbTy26xqlKDtYmUnrYVgefbat0e4G+IqoY6+n8He0hZfOf3X1hl85GQN9 WqH4JxX+c0qmmaF4NB0LYfIPM9eqdJ/6RaJVdCyyZ8Br7V9DyDKRQLgMJuKpqOv2zemz 1OQGpKrD6mxFwIcefW8wceTV0bkOIs6lRDoCD52fnIbbvW97RnWGwtHkmyGq2x1mNhOs sTbAKLcFHrUu8ZITb1qLHk8tQYBNGfiNE3Bp3szwuouSxNVhYe7pMqgcwC69273PKMGn bzNWnMpWtCJZ/kz3eEJ9LlWSl4aCfAHxNwp8nlSvlwex8eud1mWD6lsdLIEwsrrWLB06 +Xuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id; bh=7EfFzMbt9vTPsaQsbBmjJJ3GRj7m0mqVO3Lg2urdteE=; fh=WoLp6UXIpVXISjSPfLH3acZSdUCxA7SVH+/g67mJMlI=; b=wY+P2/jRYsOOKHmWbTB6WVJfegGyWtk217NKjO/y9hYyP4btV0gY42zqrK0+77pTXV NutU/OXdSrQGlSyAAfHRLSZ2BzFhXL5Vn4MbL8xX/jlBJ7DlspFS3aFy64celpOQgBbO 6D1aamUL5dBIVMda8E3l+iwhRieH7U4HIWk9yRJIfCeJT1dGBowcWltIQuLvRVcBwjjG Bfms9inzV/eRp7cJLYuqS3mbBj0khPf//Ygtj8VrgFU++zS4Aw8Ivo/V6SHW+98dQcPx ze8z8lfMCrUDcglpv6JzLP5Evq6z0HTmOLS2ChpwdbfjmLiWVi2w1NuFCBpSfv10GaZr T3dA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from howler.vger.email (howler.vger.email. [23.128.96.34]) by mx.google.com with ESMTPS id x5-20020a170902ec8500b001c0c79b3869si12635621plg.578.2023.10.10.03.16.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Oct 2023 03:16:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) client-ip=23.128.96.34; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by howler.vger.email (Postfix) with ESMTP id 3DA2E80A857E; Tue, 10 Oct 2023 03:16:48 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at howler.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231168AbjJJKQ2 (ORCPT + 99 others); Tue, 10 Oct 2023 06:16:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53064 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231132AbjJJKQS (ORCPT ); Tue, 10 Oct 2023 06:16:18 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id DD908D6 for ; Tue, 10 Oct 2023 03:16:13 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 22DEC1FB; Tue, 10 Oct 2023 03:16:54 -0700 (PDT) Received: from [10.1.30.177] (XHFQ2J9959.cambridge.arm.com [10.1.30.177]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id E9F833F762; Tue, 10 Oct 2023 03:16:10 -0700 (PDT) Message-ID: <642a14bb-e298-47cc-955f-3200f6977c1f@arm.com> Date: Tue, 10 Oct 2023 11:16:09 +0100 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v6 6/9] mm: thp: Add "recommend" option for anon_orders Content-Language: en-GB To: Yu Zhao Cc: David Hildenbrand , Andrew Morton , Matthew Wilcox , Yin Fengwei , Catalin Marinas , Anshuman Khandual , Yang Shi , "Huang, Ying" , Zi Yan , Luis Chamberlain , Itaru Kitayama , "Kirill A. Shutemov" , John Hubbard , David Rientjes , Vlastimil Babka , Hugh Dickins , linux-mm@kvack.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Suren Baghdasaryan References: <20230929114421.3761121-1-ryan.roberts@arm.com> <20230929114421.3761121-7-ryan.roberts@arm.com> <2f64809e-0d0d-cc61-71ac-8d9b072efc3a@redhat.com> <25d1cdee-3da8-4728-aa0d-dc07eb28ea95@arm.com> From: Ryan Roberts In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=2.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on howler.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Tue, 10 Oct 2023 03:16:48 -0700 (PDT) X-Spam-Level: ** On 09/10/2023 21:04, Yu Zhao wrote: > On Mon, Oct 9, 2023 at 5:45 AM Ryan Roberts wrote: >> >> On 06/10/2023 23:28, Yu Zhao wrote: >>> On Fri, Oct 6, 2023 at 2:08 PM David Hildenbrand wrote: >>>> >>>> On 29.09.23 13:44, Ryan Roberts wrote: >>>>> In addition to passing a bitfield of folio orders to enable for THP, >>>>> allow the string "recommend" to be written, which has the effect of >>>>> causing the system to enable the orders preferred by the architecture >>>>> and by the mm. The user can see what these orders are by subsequently >>>>> reading back the file. >>>>> >>>>> Note that these recommended orders are expected to be static for a given >>>>> boot of the system, and so the keyword "auto" was deliberately not used, >>>>> as I want to reserve it for a possible future use where the "best" order >>>>> is chosen more dynamically at runtime. >>>>> >>>>> Recommended orders are determined as follows: >>>>> - PMD_ORDER: The traditional THP size >>>>> - arch_wants_pte_order() if implemented by the arch >>>>> - PAGE_ALLOC_COSTLY_ORDER: The largest order kept on per-cpu free list >>>>> >>>>> arch_wants_pte_order() can be overridden by the architecture if desired. >>>>> Some architectures (e.g. arm64) can coalsece TLB entries if a contiguous >>>>> set of ptes map physically contigious, naturally aligned memory, so this >>>>> mechanism allows the architecture to optimize as required. >>>>> >>>>> Here we add the default implementation of arch_wants_pte_order(), used >>>>> when the architecture does not define it, which returns -1, implying >>>>> that the HW has no preference. >>>>> >>>>> Signed-off-by: Ryan Roberts >>>>> --- >>>>> Documentation/admin-guide/mm/transhuge.rst | 4 ++++ >>>>> include/linux/pgtable.h | 13 +++++++++++++ >>>>> mm/huge_memory.c | 14 +++++++++++--- >>>>> 3 files changed, 28 insertions(+), 3 deletions(-) >>>>> >>>>> diff --git a/Documentation/admin-guide/mm/transhuge.rst b/Documentation/admin-guide/mm/transhuge.rst >>>>> index 732c3b2f4ba8..d6363d4efa3a 100644 >>>>> --- a/Documentation/admin-guide/mm/transhuge.rst >>>>> +++ b/Documentation/admin-guide/mm/transhuge.rst >>>>> @@ -187,6 +187,10 @@ pages (=16K if the page size is 4K). The example above enables order-9 >>>>> By enabling multiple orders, allocation of each order will be >>>>> attempted, highest to lowest, until a successful allocation is made. >>>>> If the PMD-order is unset, then no PMD-sized THPs will be allocated. >>>>> +It is also possible to enable the recommended set of orders, which >>>>> +will be optimized for the architecture and mm:: >>>>> + >>>>> + echo recommend >/sys/kernel/mm/transparent_hugepage/anon_orders >>>>> >>>>> The kernel will ignore any orders that it does not support so read the >>>>> file back to determine which orders are enabled:: >>>>> diff --git a/include/linux/pgtable.h b/include/linux/pgtable.h >>>>> index af7639c3b0a3..0e110ce57cc3 100644 >>>>> --- a/include/linux/pgtable.h >>>>> +++ b/include/linux/pgtable.h >>>>> @@ -393,6 +393,19 @@ static inline void arch_check_zapped_pmd(struct vm_area_struct *vma, >>>>> } >>>>> #endif >>>>> >>>>> +#ifndef arch_wants_pte_order >>>>> +/* >>>>> + * Returns preferred folio order for pte-mapped memory. Must be in range [0, >>>>> + * PMD_ORDER) and must not be order-1 since THP requires large folios to be at >>>>> + * least order-2. Negative value implies that the HW has no preference and mm >>>>> + * will choose it's own default order. >>>>> + */ >>>>> +static inline int arch_wants_pte_order(void) >>>>> +{ >>>>> + return -1; >>>>> +} >>>>> +#endif >>>>> + >>>>> #ifndef __HAVE_ARCH_PTEP_GET_AND_CLEAR >>>>> static inline pte_t ptep_get_and_clear(struct mm_struct *mm, >>>>> unsigned long address, >>>>> diff --git a/mm/huge_memory.c b/mm/huge_memory.c >>>>> index bcecce769017..e2e2d3906a21 100644 >>>>> --- a/mm/huge_memory.c >>>>> +++ b/mm/huge_memory.c >>>>> @@ -464,10 +464,18 @@ static ssize_t anon_orders_store(struct kobject *kobj, >>>>> int err; >>>>> int ret = count; >>>>> unsigned int orders; >>>>> + int arch; >>>>> >>>>> - err = kstrtouint(buf, 0, &orders); >>>>> - if (err) >>>>> - ret = -EINVAL; >>>>> + if (sysfs_streq(buf, "recommend")) { >>>>> + arch = max(arch_wants_pte_order(), PAGE_ALLOC_COSTLY_ORDER); >>>>> + orders = BIT(arch); >>>>> + orders |= BIT(PAGE_ALLOC_COSTLY_ORDER); >>>>> + orders |= BIT(PMD_ORDER); >>>>> + } else { >>>>> + err = kstrtouint(buf, 0, &orders); >>>>> + if (err) >>>>> + ret = -EINVAL; >>>>> + } >>>>> >>>>> if (ret > 0) { >>>>> orders &= THP_ORDERS_ALL_ANON; >>>> >>>> :/ don't really like that. Regarding my proposal, one could have >>>> something like that in an "auto" setting for the "enabled" value, or a >>>> "recommended" setting [not sure]. >>> >>> Me either. >>> >>> Again this is something I call random -- we only discussed "auto", >>> and yes, the commit message above explained why "recommended" here but >>> it has never surfaced in previous discussions, has it? >> >> The context in which we discussed "auto" was for a future aspiration to >> automatically determine the order that should be used for a given allocation to >> balance perf vs internal fragmentation. >> >> The case we are talking about here is completely different; I had a pre-existing >> feature from previous versions of the series, which would allow the arch to >> specify its preferred order (originally proposed by Yu, IIRC). In moving the >> allocation size decision to user space, I felt that we still needed a mechanism >> whereby the arch could express its preference. And "recommend" is what I came up >> with. >> >> All of the friction we are currently having is around this feature, I think? >> Certainly all the links you provided in the other thread all point to >> conversations skirting around it. How about I just drop it for this initial >> patch set? Just let user space decide what sizes it wants (per David's interface >> proposal)? I can see I'm trying to get a square peg into a round hole. > > Yes, and I think I've been fairly clear since the beginning: why can't > the initial patchset only have what we agreed on so that it can get > merged asap? > > Since we haven't agreed on any ABI changes (sysfs, stats, etc.), > debugfs (Suren @ Android), boot parameters, etc., Kconfig is the only > mergeable option at the moment. To answer your questions [1][2], i.e., > why "a compile time option": it's not to make *my testing* easier; > it's for *your series* to make immediate progress. My problem is that I need a mechanism to conditionally decide whether to allocate a small-sized THP or just a single page; unconditionally doing it when compiled in is a problem for the 16K and 64K base page cases, where the arm64 preferred small-sized THP is 2M. I need a way to solve this for the patch set to be usable. All my attempts to do it without introducing ABI have been rejected (I'm not complaining about that - I understand the reasons). So I'm now relying on ABI to solve it - I think we need to sort that in order to submit. We've also agreed that there is a list of prerequisite items that need to be completed before this can be merged (please do chime in if you think that list is wrong or unneccessary), so we can use that time to discuss the ABI in parallel. > > [1] https://lore.kernel.org/mm-commits/137d2fc4-de8b-4dda-a51d-31ce6b29a3d0@arm.com/ > [2] https://lore.kernel.org/mm-commits/316054fd-0acb-4277-b9da-d21f0dae2d29@arm.com/