Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) client-ip=23.128.96.31;
From:   Sarah Walker <sarah.walker@imgtec.com>
To:     <dri-devel@lists.freedesktop.org>
CC:     <frank.binns@imgtec.com>, <donald.robson@imgtec.com>,
        <boris.brezillon@collabora.com>, <faith.ekstrand@collabora.com>,
        <airlied@gmail.com>, <daniel@ffwll.ch>,
        <maarten.lankhorst@linux.intel.com>, <mripard@kernel.org>,
        <tzimmermann@suse.de>, <afd@ti.com>, <hns@goldelico.com>,
        <matthew.brost@intel.com>, <christian.koenig@amd.com>,
        <luben.tuikov@amd.com>, <dakr@redhat.com>,
        <linux-kernel@vger.kernel.org>, <robh+dt@kernel.org>,
        <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
        <devicetree@vger.kernel.org>, <corbet@lwn.net>,
        <linux-doc@vger.kernel.org>,
        Linus Walleij <linus.walleij@linaro.org>,
        Conor Dooley <conor.dooley@microchip.com>
Subject: [PATCH v7 03/20] dt-bindings: gpu: Add Imagination Technologies PowerVR/IMG GPU
Date:   Tue, 10 Oct 2023 14:37:21 +0100
Message-Id: <20231010133738.35274-4-sarah.walker@imgtec.com>
In-Reply-To: <20231010133738.35274-1-sarah.walker@imgtec.com>
References: <20231010133738.35274-1-sarah.walker@imgtec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?r3Ey+2/Vgpjsp3MbpF02TXnc9umUTYBS3JTh5ElLosogwuj/XXokQVYyVt1u?=
 =?us-ascii?Q?/E5M1YnkhUZJBrJEuYgg3wcEzg1gOvd+h+VGPZ7cxWWiJu64JgPuY1URCBzO?=
 =?us-ascii?Q?1O0YHpHmgjCpKoaNezhRBlPNmOdqBD8U9u34/EJAQ9vD4MJf6dDGkQGCaIF4?=
 =?us-ascii?Q?FbvpjOL/I1n3oxuf0duzHe6mx/4JfjdYkN38fCGEbtsdpz/DTN/7P7CWIaFu?=
 =?us-ascii?Q?L9PqdpJM3SP6Bg5mpX2i/CxJuH0DV5OGGdLxFh6I8I+T7SaUsgK2ZhRCzwXv?=
 =?us-ascii?Q?3hOnhfvZYfLR++TTpk8KolEl+L5aPY+gwdmAa0sXN81MEFoU3a7SUN3s8njk?=
 =?us-ascii?Q?pSOOS7n7PU5CS4d9LMqTFqb+t/TI5FT8ASXNeCiv8a2TILOSxRcfqMzfT8sb?=
 =?us-ascii?Q?2P9KErCrzrRxpwCKp+oHJQJONZ7/zSc1y6IQ2AIY2YUcgfArF2pdExqxS6ID?=
 =?us-ascii?Q?FU4d2URkTXOzKtxuI9g6EdZiJoVN5EwI+Mk4SeRcktVqmB7QYGKIrVN7Lfnj?=
 =?us-ascii?Q?h7IOg26SDEMQyxEsOsiWx6HTfvUpVJ2TL0sWFh08w+LSGI2aTg9cAxewB9kN?=
 =?us-ascii?Q?nQRj2n6THdIyAeFaSqN3M9aiRtEj1RoACFIfLbS0TBtEEvFN6sCkRJWV65cS?=
 =?us-ascii?Q?/tnOF99LA5fmTaf4MO9v3affQsvr8d/4jFSea/s30b8EDAY70l2PjPk38laQ?=
 =?us-ascii?Q?s3fEEbyCk0cGcKSj0zrGsdxGx/87sKJ0L7Uiqu5JUEsggbEt2dm93SMVPtj2?=
 =?us-ascii?Q?RvKqaQL3TLk/yiIk5jAWo/8yXDCvMu6BECQPi3yt9eeLwjRYAPnrGuag5r78?=
 =?us-ascii?Q?YsMT66B5OdHpntGBe9PRBodY89/WOP/rN5RmLwvV1jtnRAmkOHtIH4DtYfsP?=
 =?us-ascii?Q?LD4CsUHV+Bj4nzp3vag9P7H0KQA4+bMLN1sRWiaJduTiAuWduYMCMLIPCGcy?=
 =?us-ascii?Q?tju+wyMsCu6SPbU+h8ObQJ8+xa3jmxKsYa1UoI1IRA1RFYKhaKutjLoB42/y?=
 =?us-ascii?Q?cE6Tdd9XxAQqi+j1xkmWRN5MYc4CIhXc+JjolotgGAJ8FIY+67Hrb6GKXyR6?=
 =?us-ascii?Q?uf8hwOpb2kIcGcktjHVYlNBXnhHQRzGydTEUELdsSiNRwubWfsxyiFz38gor?=
 =?us-ascii?Q?nwdkxn4h4GaTnr4fLeqshrMbhDwF4iovqehUDHYQS09fJR+WsgEMfKoEDnEL?=
 =?us-ascii?Q?1PKwWHVrZhTzQpK/tvyFLxiMRlMfnLMVWOLdcxzGVippk8Mb7MA/5IR8cGNi?=
 =?us-ascii?Q?Z4qnLn9E65FUoqPDHyekGSXFi9bHHS39Xe5+6rn3Ir4uuSLhtixSbS9aGxPm?=
 =?us-ascii?Q?lFAR+0afp5xpe9B4woUl5w0253bgGRGfocSPQEcnNz/tSPaKC/M2wb5IR7Zl?=
 =?us-ascii?Q?C5L3UMG/B/cGj5v+NQTQY5Lmg9VqcHd2e0uzMKaH0MuKoCdIEopH6KJ67Je3?=
 =?us-ascii?Q?/aKSRq94+5hMv2z2KpbwLpTOsLodgeVX1P5uvQQhbKTKGGKIEU8k0O4kWd2d?=
 =?us-ascii?Q?KDTwiK1OnCxQqgPq0BDw8wQOkdMGO7ae5FC9Ax3VrwFfr5aqzvZ9CSizfb83?=
 =?us-ascii?Q?lsBV8hmg3mmHdnWqFew27KjefHg2f0+qW59KEJ5H?=
X-MS-Exchange-CrossTenant-Network-Message-Id: bde7e5ee-ef3c-42ab-5c78-08dbc99622be
X-MS-Exchange-CrossTenant-AuthSource: CWLP265MB4817.GBRP265.PROD.OUTLOOK.COM
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Oct 2023 13:38:06.9372
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 0d5fd8bb-e8c2-4e0a-8dd5-2c264f7140fe
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: OFtl5XLDvCEwtbU+cu56DMxTsla3HIZSVnikA2Lvdf21iDARfGmewNOBLu7bEaaVqyBGs6GHI0oyxbZWs6wVQA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: LNXP265MB2442
X-OriginatorOrg: imgtec.com
X-EXCLAIMER-MD-CONFIG: 15a78312-3e47-46eb-9010-2e54d84a9631
X-Proofpoint-GUID: DM4VFoAV_r56_mAckm134o4ZC1W85U8a
X-Proofpoint-ORIG-GUID: DM4VFoAV_r56_mAckm134o4ZC1W85U8a
X-Spam-Status: No, score=2.7 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,
	RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no
	version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Tue, 10 Oct 2023 06:41:11 -0700 (PDT)
X-Spam-Level: **

Add the device tree binding documentation for the IMG AXE GPU used in
TI AM62 SoCs.

Co-developed-by: Frank Binns <frank.binns@imgtec.com>
Signed-off-by: Frank Binns <frank.binns@imgtec.com>
Signed-off-by: Sarah Walker <sarah.walker@imgtec.com>
Reviewed-by: Maxime Ripard <mripard@kernel.org>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
---
Changes since v6:
- Remove unused gpu label from example
- Updated maintainer

Changes since v5:
- Update compatible string & description to match marketing name
- Remove unnecessary clock-names definition in ti,am62-gpu constraints
- Document that GPU revision is discoverable

Changes since v4:
- Add clocks constraint for ti,am62-gpu
- Remove excess address and size cells in example
- Remove interrupt name and add maxItems
- Make property order consistent between dts and bindings doc
- Update example to match dts

Changes since v3:
- Remove oneOf in compatible property
- Remove power-supply (not used on AM62)

Changes since v2:
- Add commit message description
- Remove mt8173-gpu support (not currently supported)
- Drop quotes from $id and $schema
- Remove reg: minItems
- Drop _clk suffixes from clock-names
- Remove operating-points-v2 property and cooling-cells (not currently
  used)
- Add additionalProperties: false
- Remove stray blank line at the end of file

 .../devicetree/bindings/gpu/img,powervr.yaml  | 73 +++++++++++++++++++
 MAINTAINERS                                   |  6 ++
 2 files changed, 79 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/gpu/img,powervr.yaml

diff --git a/Documentation/devicetree/bindings/gpu/img,powervr.yaml b/Documentation/devicetree/bindings/gpu/img,powervr.yaml
new file mode 100644
index 000000000000..e81db87a1f46
--- /dev/null
+++ b/Documentation/devicetree/bindings/gpu/img,powervr.yaml
@@ -0,0 +1,73 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+# Copyright (c) 2023 Imagination Technologies Ltd.
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/gpu/img,powervr.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Imagination Technologies PowerVR and IMG GPU
+
+maintainers:
+  - Donald Robson <donald.robson@imgtec.com>
+
+properties:
+  compatible:
+    items:
+      - enum:
+          - ti,am62-gpu
+      - const: img,img-axe # IMG AXE GPU model/revision is fully discoverable
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    minItems: 1
+    maxItems: 3
+
+  clock-names:
+    items:
+      - const: core
+      - const: mem
+      - const: sys
+    minItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - interrupts
+
+additionalProperties: false
+
+allOf:
+  - if:
+      properties:
+        compatible:
+          contains:
+            const: ti,am62-gpu
+    then:
+      properties:
+        clocks:
+          maxItems: 1
+
+examples:
+  - |
+    #include <dt-bindings/interrupt-controller/irq.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    #include <dt-bindings/soc/ti,sci_pm_domain.h>
+
+    gpu@fd00000 {
+        compatible = "ti,am62-gpu", "img,img-axe";
+        reg = <0x0fd00000 0x20000>;
+        clocks = <&k3_clks 187 0>;
+        clock-names = "core";
+        interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
+        power-domains = <&k3_pds 187 TI_SCI_PD_EXCLUSIVE>;
+    };
diff --git a/MAINTAINERS b/MAINTAINERS
index e05506ea8917..eea8e618746a 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -10228,6 +10228,12 @@ IMGTEC IR DECODER DRIVER
 S:	Orphan
 F:	drivers/media/rc/img-ir/
 
+IMGTEC POWERVR DRM DRIVER
+M:	Frank Binns <frank.binns@imgtec.com>
+M:	Donald Robson <donald.robson@imgtec.com>
+S:	Supported
+F:	Documentation/devicetree/bindings/gpu/img,powervr.yaml
+
 IMON SOUNDGRAPH USB IR RECEIVER
 M:	Sean Young <sean@mess.org>
 L:	linux-media@vger.kernel.org
-- 
2.42.0