Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp608474rdg; Tue, 10 Oct 2023 23:17:27 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHe3ayL7RdHWTFmTwBc/vsi9bjlNz2CBE+dgPEZl0mbByg+xpbewb10SRYh5MyGgvr0WVBV X-Received: by 2002:a05:6a00:22c7:b0:68e:2d59:b1f3 with SMTP id f7-20020a056a0022c700b0068e2d59b1f3mr21153909pfj.13.1697005047514; Tue, 10 Oct 2023 23:17:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697005047; cv=none; d=google.com; s=arc-20160816; b=VKDOzFtGOHcj/Pc1pHQzITsVJUhb0FLUBr+3p2tsDSRyO6cYautUTu2yol3eqkRcVA /GCS8UE81dcR6b7IPxDCqXhfvjaxb3UU7x3s8YZvY66C7iYM1EVNX/NM1Oe3IpANQC2o MAZCf+q8xm4kU0FDQtaCnVcH4alQgddwl2veT9n/iz4UL7sjAiDhRTYdgigc1myaE3h+ ulBP5LOUhiGuUnfxYU2RsESLiuUXnpwmlet8WRZvj7NcG+aHwYThUYmHdelO8zRiwZ1H /TSp1BvXE+nnK3zLP0Fq3MhKMfw5d6F8PPGKC2rEgW/oKpOyRcCcObtnxJvNpnMiq/98 2eKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=m/yg/KXpiAlLSI3yYPF7fzIlDPpbezwnYvsHTyd62Vs=; fh=5rCQDomVZxLXb7yR2oN4iSS3zxUnzGJP2HoQaRzhQu0=; b=OR1NWDZ76/AgvKzjCSQkIMnBjQvwTEQWGpheZ2zRvnGdw44j+iIE7nZT4GwkVay5W8 /Tr9eaUW4zHEZ+9OClV5cbzKtFlV+3RYZtCBdG7CHW7o6llr0+0eZAm7jKdqejvZuxKa aSbHoLWBITXp9Us8Coc5SW8zTvUA4oHEmQ6k4S1hwEMig7hLtB7uvH61MMy75GqJdxAO aSi7wUBlfOziyOs9dKMP7gPCxs4jV+nh8qpLAlXq1meMljCMRQBb3yFNqyZqPcNgxKNq RLE9jSz3SQFtZrK8D7QAf+mqRhjBT2kO7KwdWyQjNCK320TvqaFcl77gzb4u+i5JrrMs Vweg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@bootlin.com header.s=gm1 header.b=DCFHz1Cf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=bootlin.com Return-Path: Received: from howler.vger.email (howler.vger.email. [2620:137:e000::3:4]) by mx.google.com with ESMTPS id j22-20020aa78016000000b0068a3c575900si10550662pfi.84.2023.10.10.23.17.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Oct 2023 23:17:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) client-ip=2620:137:e000::3:4; Authentication-Results: mx.google.com; dkim=pass header.i=@bootlin.com header.s=gm1 header.b=DCFHz1Cf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=bootlin.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by howler.vger.email (Postfix) with ESMTP id 0EAA580280EA; Tue, 10 Oct 2023 23:17:21 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at howler.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345646AbjJKGRC (ORCPT + 99 others); Wed, 11 Oct 2023 02:17:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56976 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345294AbjJKGQO (ORCPT ); Wed, 11 Oct 2023 02:16:14 -0400 Received: from relay4-d.mail.gandi.net (relay4-d.mail.gandi.net [IPv6:2001:4b98:dc4:8::224]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 30C9A100; Tue, 10 Oct 2023 23:15:50 -0700 (PDT) Received: by mail.gandi.net (Postfix) with ESMTPA id 88876E000A; Wed, 11 Oct 2023 06:15:45 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1; t=1697004949; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=m/yg/KXpiAlLSI3yYPF7fzIlDPpbezwnYvsHTyd62Vs=; b=DCFHz1Cfz+BimbeO3eTl+RZ5aNEkLxnl0nzvFN5xXjqkjZQcDvFD5yonEG1JNTefNbLskN l75My8w0qV/JHdElxOjmr855y/S2eZv0jn4pNWtzlVF3+hbhGfBU20gykZYE4z812KqmVR GBXzQJ+Sh/PVA4dBIRXqDWo4KTvs5PG1GULY8JSaZMX697ShrsJDWOw/Is8JfXO8t93F5G f0ZDmixPfWX4FLYckcH6vYDurU9F1F75Li8tNWOG9cw4ZThmM25l4gq0b2WTA072FyRDj8 PjthfB8muLf92p2nesJk7nPqYQ+HbOa5Q3ctrxvUpw7YH4dRU3Tda1MgH9JfFQ== From: Herve Codina To: Herve Codina , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Andrew Lunn , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lee Jones , Linus Walleij , Qiang Zhao , Li Yang , Liam Girdwood , Mark Brown , Jaroslav Kysela , Takashi Iwai , Shengjiu Wang , Xiubo Li , Fabio Estevam , Nicolin Chen , Christophe Leroy , Randy Dunlap Cc: netdev@vger.kernel.org, linuxppc-dev@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, alsa-devel@alsa-project.org, Simon Horman , Christophe JAILLET , Thomas Petazzoni Subject: [PATCH v8 17/30] soc: fsl: cpm1: qmc: Add support for disabling channel TSA entries Date: Wed, 11 Oct 2023 08:14:21 +0200 Message-ID: <20231011061437.64213-18-herve.codina@bootlin.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20231011061437.64213-1-herve.codina@bootlin.com> References: <20231011061437.64213-1-herve.codina@bootlin.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-GND-Sasl: herve.codina@bootlin.com X-Spam-Status: No, score=2.7 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on howler.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Tue, 10 Oct 2023 23:17:21 -0700 (PDT) X-Spam-Level: ** In order to allow runtime timeslot route changes, disabling channel TSA entries needs to be supported. Add support for this new feature. Signed-off-by: Herve Codina Reviewed-by: Christophe Leroy --- drivers/soc/fsl/qe/qmc.c | 20 +++++++++++--------- 1 file changed, 11 insertions(+), 9 deletions(-) diff --git a/drivers/soc/fsl/qe/qmc.c b/drivers/soc/fsl/qe/qmc.c index 269d10cd3c7a..26cd7e1ccafc 100644 --- a/drivers/soc/fsl/qe/qmc.c +++ b/drivers/soc/fsl/qe/qmc.c @@ -567,7 +567,8 @@ static void qmc_chan_read_done(struct qmc_chan *chan) spin_unlock_irqrestore(&chan->rx_lock, flags); } -static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_serial_info *info) +static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_serial_info *info, + bool enable) { unsigned int i; u16 curr; @@ -603,13 +604,14 @@ static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_ser continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATRX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } return 0; } -static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_serial_info *info) +static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_serial_info *info, + bool enable) { unsigned int i; u16 curr; @@ -650,7 +652,7 @@ static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_ continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATRX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } /* Set entries based on Tx stuff */ for (i = 0; i < info->nb_tx_ts; i++) { @@ -658,13 +660,13 @@ static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_ continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATTX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } return 0; } -static int qmc_chan_setup_tsa(struct qmc_chan *chan) +static int qmc_chan_setup_tsa(struct qmc_chan *chan, bool enable) { struct tsa_serial_info info; int ret; @@ -679,8 +681,8 @@ static int qmc_chan_setup_tsa(struct qmc_chan *chan) * and one for Tx) according to assigned TS numbers. */ return ((info.nb_tx_ts > 32) || (info.nb_rx_ts > 32)) ? - qmc_chan_setup_tsa_64rxtx(chan, &info) : - qmc_chan_setup_tsa_32rx_32tx(chan, &info); + qmc_chan_setup_tsa_64rxtx(chan, &info, enable) : + qmc_chan_setup_tsa_32rx_32tx(chan, &info, enable); } static int qmc_chan_command(struct qmc_chan *chan, u8 qmc_opcode) @@ -1146,7 +1148,7 @@ static int qmc_setup_chan(struct qmc *qmc, struct qmc_chan *chan) chan->qmc = qmc; - ret = qmc_chan_setup_tsa(chan); + ret = qmc_chan_setup_tsa(chan, true); if (ret) return ret; -- 2.41.0