Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp750307rdg; Wed, 11 Oct 2023 04:43:37 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEDdKmqwIihXqYglRELLm7QiAfTwI2J/QWSdIwlJHM/g3OQd2FpWD+s5L4+DkqCjY0tPE+l X-Received: by 2002:a05:6808:2209:b0:3ae:614:a788 with SMTP id bd9-20020a056808220900b003ae0614a788mr28479187oib.47.1697024617282; Wed, 11 Oct 2023 04:43:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697024617; cv=none; d=google.com; s=arc-20160816; b=vfIqlAwlZNVx9F5ew8touyg5UKL8b+0Ogbt/BptrLkb68GnXxXnCn6BIoJyp4rUcGK vBDG6IWe9saKJSveTOVvslLANOAJy0/tY8cNOzihQM+7fr8P4WiqiP1paYYK1p/P4jXk eOnqsu5efh5u0J7t7Si4Pds+7Xqmp2Xo21u4j0q5q3SMm6/GeJAKXqtvyo6K1LBxu8VI 5b+VLFqLEUN87K0M9VI0PQw4na8WBNtmh8FLX0aqOPZL/mpb5iiZB9RIKhIDQRaBeUpj hvwqUd/XCzHFlnrnu+0xG+59aeeUOlrB+t76JPJm/IGwQCWzoJAgMrHMErsek3GMlIEd eZYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=ZgxFWFlqtNB9y2KoDFsWngJ4vKWBFSBMlRLjDq6FqUA=; fh=eAscqywYjqgpJTAvnU7irgk56EnVDBWPRqoUF5p/0uU=; b=0XYdtyV7W9eYXFN8lpPuS9UolHDJVt4X8ygmEu1uaA9AN48aaPzVeTVlT7ABnn5+Bm tHOyswc5mhiZSO8IeOtY3WNx8fystQD1momJmqiT0rCTiiYJtRMCDeA0++FushZ5R8vx EUtkK9AefhtegQhQUmMXciEedYFO/SsWeG494AbDWrLVl2YHx4Ev+rfn+T6qzeIJp0pv 2sjPNpN57Fiv2p/CYyBofofcFtDSAHqFmM4aymDJeF8MA0P++6+97CmqGmLoC5yodMvK On1XnLIexol0fJV1OSYowNB8B2IPykbGPPLRYp1ko2GJL86TuCUR9vPNE1r+VV9ZqmaX ef4w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=qj4xVyVP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from pete.vger.email (pete.vger.email. [2620:137:e000::3:6]) by mx.google.com with ESMTPS id 26-20020a630f5a000000b00578b8d202b0si13937056pgp.536.2023.10.11.04.43.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Oct 2023 04:43:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) client-ip=2620:137:e000::3:6; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=qj4xVyVP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id A25E58158322; Wed, 11 Oct 2023 04:43:34 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232013AbjJKLnX (ORCPT + 99 others); Wed, 11 Oct 2023 07:43:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43262 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230138AbjJKLnW (ORCPT ); Wed, 11 Oct 2023 07:43:22 -0400 Received: from mail-ej1-x633.google.com (mail-ej1-x633.google.com [IPv6:2a00:1450:4864:20::633]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6B62D98 for ; Wed, 11 Oct 2023 04:43:20 -0700 (PDT) Received: by mail-ej1-x633.google.com with SMTP id a640c23a62f3a-991c786369cso1127804366b.1 for ; Wed, 11 Oct 2023 04:43:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1697024598; x=1697629398; darn=vger.kernel.org; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=ZgxFWFlqtNB9y2KoDFsWngJ4vKWBFSBMlRLjDq6FqUA=; b=qj4xVyVPsrXDBZxWVxip23NHfdQHvXuxYt9nKvGyQ+yuJIkIQbASDZNqQJOZSCFvEh C6JLIOZnEROUtpR0NEGaBAgHVSSTh5oa1uhSMvWNIPB8XEV8hrfO7uMKtBlBideuuzcu aoMS5+7Z0o3l88oMzWqyTulh0NeN5Qv0lltLf+MwwDKtjhAvLyQWQU3RPu6fwVilZchX 6DVtTWwJD+JUnA2Rxfyu32lAWdNo8z8mcO5GDyYpTZjafGGMbqflEqRom6Wfx5qRHjFc w/wesujSH43WkuisdlHeTDQkCNaQq61hpKp7H1/0nNhAEUtUF2XgGtO6KvmTLOKBYZX8 dAeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1697024598; x=1697629398; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ZgxFWFlqtNB9y2KoDFsWngJ4vKWBFSBMlRLjDq6FqUA=; b=rOIx85gJwXjvY43+z77vn+uDWgOUNt53uWsHZu9H0Ppbl+Oa/td+ZKiDhW7SvWehNS WgGy2Ce5wW5koPOpACqEdXYu3nQ4uwDQf59aQOLhCWjSujXrG7Ixepib21yH0B1TL17b MuAJR8r7gYL/XpU1J9hTZoFUAZRa82TxdACb3aq2d7gLmZcdWCtMzJP+/YMOdBu6A1gz yWjPCmMgjWQVizTjAd0lsg8FwqXnOs6Liu5z4RaTey8gksMQ/GiUy3ITdJX2uP15zRsA Q0iu0o3vNJNRXdwrpUeaoHZl05xUu1XluxQY2K4H1/u/iS+lwdgpI3Y3PFLkFEkEG67R jeFw== X-Gm-Message-State: AOJu0Ywv1IV5XyAREan0KlvgYQ8tV8Z8h8LDtbf40FGva04Qs5rWWeUe BzhAZUmcneRntowyPXU+gfz08w5C4ZaEa35qB6c2Kw== X-Received: by 2002:a17:906:8a73:b0:9a1:e758:fc73 with SMTP id hy19-20020a1709068a7300b009a1e758fc73mr17381841ejc.67.1697024598423; Wed, 11 Oct 2023 04:43:18 -0700 (PDT) MIME-Version: 1.0 References: <1695218113-31198-1-git-send-email-quic_msarkar@quicinc.com> <1695218113-31198-2-git-send-email-quic_msarkar@quicinc.com> <20230921183850.GA762694-robh@kernel.org> <28bf111f-b965-4d38-884b-bc3a0b68a6cc@quicinc.com> <8effa7e5-a223-081b-75b8-7b94400d42e6@quicinc.com> In-Reply-To: <8effa7e5-a223-081b-75b8-7b94400d42e6@quicinc.com> From: Dmitry Baryshkov Date: Wed, 11 Oct 2023 14:43:05 +0300 Message-ID: Subject: Re: [PATCH v1 1/5] dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC To: Mrinmay Sarkar Cc: Shazad Hussain , Rob Herring , agross@kernel.org, andersson@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, konrad.dybcio@linaro.org, mani@kernel.org, quic_nitegupt@quicinc.com, quic_ramkri@quicinc.com, quic_nayiluri@quicinc.com, quic_krichai@quicinc.com, quic_vbadigan@quicinc.com, quic_parass@quicinc.com, Bjorn Helgaas , Lorenzo Pieralisi , =?UTF-8?Q?Krzysztof_Wilczy=C5=84ski?= , Kishon Vijay Abraham I , Vinod Koul , linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, mhi@lists.linux.dev, linux-phy@lists.infradead.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=2.7 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Wed, 11 Oct 2023 04:43:34 -0700 (PDT) X-Spam-Level: ** On Wed, 11 Oct 2023 at 14:14, Mrinmay Sarkar wrote: > > > On 10/6/2023 4:24 PM, Shazad Hussain wrote: > > > > > > On 9/22/2023 12:08 AM, Rob Herring wrote: > >> On Wed, Sep 20, 2023 at 07:25:08PM +0530, Mrinmay Sarkar wrote: > >>> Add devicetree bindings support for SA8775P SoC. > >>> Define reg and interrupt per platform. > >>> > >>> Signed-off-by: Mrinmay Sarkar > >>> --- > >>> .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 130 > >>> +++++++++++++++++---- > >>> 1 file changed, 108 insertions(+), 22 deletions(-) > >>> > >>> diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > >>> b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > >>> index a223ce0..e860e8f 100644 > >>> --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > >>> +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > >>> @@ -13,6 +13,7 @@ properties: > >>> compatible: > >>> oneOf: > >>> - enum: > >>> + - qcom,sa8775p-pcie-ep > >>> - qcom,sdx55-pcie-ep > >>> - qcom,sm8450-pcie-ep > >>> - items: > >>> @@ -20,29 +21,19 @@ properties: > >>> - const: qcom,sdx55-pcie-ep > >>> reg: > >>> - items: > >>> - - description: Qualcomm-specific PARF configuration registers > >>> - - description: DesignWare PCIe registers > >>> - - description: External local bus interface registers > >>> - - description: Address Translation Unit (ATU) registers > >>> - - description: Memory region used to map remote RC address space > >>> - - description: BAR memory region > >>> + minItems: 6 > >>> + maxItems: 7 > >>> reg-names: > >>> - items: > >>> - - const: parf > >>> - - const: dbi > >>> - - const: elbi > >>> - - const: atu > >>> - - const: addr_space > >>> - - const: mmio > >>> + minItems: 6 > >>> + maxItems: 7 > >> > >> Don't move these into if/then schemas. Then we are duplicating the > >> names, and there is no reason to keep them aligned for new compatibles. > >> > >> Rob > > > > Hi Rob, > > As we have one extra reg property (dma) required for sa8775p-pcie-ep, > > isn't it expected to be moved in if/then as per number of regs > > required. Anyways we would have duplication of some properties for new > > compatibles where the member numbers differs for a property. > > > > Are you suggesting to add the extra reg property (dma) in the existing > > reg and reg-names list, and add minItems/maxItems for all compatibles > > present in this file ? This is what we have been doing in other cases: if the list is an extension of the current list, there is no need to duplicate it. One can use min/maxItems instead. > > > > -Shazad > > Here we have defined reg and interrupt per platform as clocks is defined. > > -Mrinmay > -- With best wishes Dmitry