Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp978811rdg; Wed, 11 Oct 2023 10:35:44 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGcEKhRDaDjjFq04hVzbs/rQFeTpDO6mhn7B9ShWiwSRwOIs2XWL1KIOXXEzGBeHuS7ID4l X-Received: by 2002:a17:90b:2b4c:b0:27d:12e1:7e2c with SMTP id rr12-20020a17090b2b4c00b0027d12e17e2cmr1720143pjb.19.1697045744323; Wed, 11 Oct 2023 10:35:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697045744; cv=none; d=google.com; s=arc-20160816; b=xim73k5yvP1lI3RGhB8RDrjfeHUkvxSsuhXRXd4TGf3fw0MbEoNsBMtoQI+YMILRBD oeBbCCNjVvOhUiE4Zsx4jQfBQA8rXS5/hhXyTEobLEZ9KbAC5fsdX0LdrQ/rccTdl94v cJYEx0gXiEbU2DIKF6xPJoChnA+Xza/ht/0sJKYO1Ye2Xzl2fjC6h2dipNHrexHwdyrG cWyA9pehEhWZPB1Aw+V1vNIX7Bz+2Z0dcbmFBdtXdMTWUz7xi0+C8+mGDwtDsvxTWTti Muc5sPV6pwsCggznUhOgNKAhrpXE5HFfEZ0Qq/I5XeQu1Pw995TuX82ZNI4024RmTqhV b/AA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=2Xu49m1feMgExRGBOKkf21fhFESZROqSNyL0YhkcTyE=; fh=kjSkSCbcG9eW3Iboiw0yzjSI6IXXQiiMvlkF1tQ3EKk=; b=NLzO2EZbwbzHh19X/3hfcY3nmWAEf9iBRXZaFZ04g6Vnp+sJ7F9lzIcVVXhn0sVP+z gBuNX5Dbs7R2M5WfvXJc997IFsQI5ioR1YIfwQIy31h50eDhlkxi9iTU9XWcBhVN/uPU L6NomAiW9nfIDSMJed6y5leVkxZdSaiAxycoBStJr8Jx6nWL3uGToIsNjdaX8FFGWx7h /QwgkzfPTgi5Py9D8sv6WZADhKvi+6I7s3orJVnhzHd/oJMhmQVBS8t/5MnahtduAhIG XsBNMTUuP1G1JBEWiuyyKdmmNmAf6z110j4r23o1VK7s2I0PBVjcSnEuT9xVoxhU/SF/ Xpag== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=iOaFmDYb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from groat.vger.email (groat.vger.email. [2620:137:e000::3:5]) by mx.google.com with ESMTPS id rj7-20020a17090b3e8700b0027cde7f5860si327421pjb.30.2023.10.11.10.35.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Oct 2023 10:35:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) client-ip=2620:137:e000::3:5; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=iOaFmDYb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 4D64180A9F62; Wed, 11 Oct 2023 10:35:39 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231949AbjJKRf1 (ORCPT + 99 others); Wed, 11 Oct 2023 13:35:27 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58596 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231666AbjJKRfZ (ORCPT ); Wed, 11 Oct 2023 13:35:25 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B288FAF; Wed, 11 Oct 2023 10:35:21 -0700 (PDT) Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 39BGWT0i015763; Wed, 11 Oct 2023 17:35:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=2Xu49m1feMgExRGBOKkf21fhFESZROqSNyL0YhkcTyE=; b=iOaFmDYb7dFwB5mkKWhrSDS89V1OvSfbAOQ6GY5QlyvE3ivT4FJoOFwuGhix92gSLouW tqNLp71tSboWbWCZaoTqcK0iNpkPiDtNCV/dj29iJIjLRmASuEcaM87rYwCQ+Kp0J0/O Ru4Kqwe8BpJt3+71WzafOi4KINZrvP23pGTCzwtlaIXXlCIlo3FtZiJEMFXW0dAVApEZ BsfDZV4uRIqq7x5JLRuaOZniKApsCLG2ZPUr5UBXOSsgHjeJJzc1jj03meK+lifGq5oL NPrPTc31ZpMblpn+ETQWt5tbQgPBf2PhHLq3YBtHyAu9plw7wdnovDm/cMdGvvg+4u/O pQ== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3tnmds9t9n-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 11 Oct 2023 17:35:13 +0000 Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 39BHZCeY004085 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 11 Oct 2023 17:35:12 GMT Received: from [10.110.79.230] (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.36; Wed, 11 Oct 2023 10:35:12 -0700 Message-ID: <01c7a346-1e8b-1767-7594-c8adcd4823c3@quicinc.com> Date: Wed, 11 Oct 2023 10:35:11 -0700 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.10.0 Subject: Re: [PATCH v3 2/2] arm64: dts: qcom: qcm6490: Add qcm6490 dts file Content-Language: en-US To: Konrad Dybcio , Mukesh Ojha , Komal Bajaj , , , , , CC: , , , References: <20231003175456.14774-1-quic_kbajaj@quicinc.com> <20231003175456.14774-3-quic_kbajaj@quicinc.com> <5da2ba4f-5bf7-46ff-8204-0c169042dbfa@linaro.org> <3fd31aaa-f6bf-8440-6b08-fca2803171d9@quicinc.com> From: Trilok Soni In-Reply-To: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: 5dMDsSgiRBaLVcof63q1--rQ9M1Glavh X-Proofpoint-GUID: 5dMDsSgiRBaLVcof63q1--rQ9M1Glavh X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.267,Aquarius:18.0.980,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-10-11_12,2023-10-11_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 bulkscore=0 lowpriorityscore=0 adultscore=0 suspectscore=0 clxscore=1011 spamscore=0 phishscore=0 impostorscore=0 mlxlogscore=999 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2309180000 definitions=main-2310110155 X-Spam-Status: No, score=-0.6 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, NICE_REPLY_A,RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Wed, 11 Oct 2023 10:35:39 -0700 (PDT) On 10/11/2023 2:47 AM, Konrad Dybcio wrote: > > > On 10/11/23 07:40, Mukesh Ojha wrote: >> >> >> On 10/7/2023 5:02 AM, Konrad Dybcio wrote: >>> On 3.10.2023 19:54, Komal Bajaj wrote: >>>> Add qcm6490 devicetree file for QCM6490 SoC and QCM6490 IDP >>>> platform. QCM6490 is derived from SC7280 meant for various >>>> form factor including IoT. >>>> >>>> Supported features are, as of now: >>>> * Debug UART >>>> * eMMC >>>> * USB >>>> >>>> Signed-off-by: Komal Bajaj >>>> --- >>> [...] >>> >>>> diff --git a/arch/arm64/boot/dts/qcom/qcm6490.dtsi b/arch/arm64/boot/dts/qcom/qcm6490.dtsi >>>> new file mode 100644 >>>> index 000000000000..b93270cae9ae >>>> --- /dev/null >>>> +++ b/arch/arm64/boot/dts/qcom/qcm6490.dtsi >>>> @@ -0,0 +1,94 @@ >>>> +// SPDX-License-Identifier: BSD-3-Clause >>>> +/* >>>> + * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. >>>> + */ >>>> + >>>> +#include "sc7280.dtsi" >>>> + >>>> +/* >>>> + * Delete unused sc7280 memory nodes and define the memory regions >>>> + * required by qcm6490 >>>> + */ >>>> +/delete-node/ &rmtfs_mem; >>>> +/delete-node/ &wlan_ce_mem; >>>> + >>>> +/{ >>>> +    reserved-memory { >>>> +        cdsp_secure_heap_mem: cdsp-secure-heap@81800000 { >>>> +            reg = <0x0 0x81800000 0x0 0x1e00000>; >>>> +            no-map; >>>> +        }; >>>> + >>>> +        camera_mem: camera@84300000 { >>> Uhh.. this is totally not the same memory map that I have on a >>> random msm-5.4 source+devicetree drop (which does in turn align >>> with the one on QCM6490 Fairphone 5, as it should because it's >>> a rebadged reference device for the most part).. >>> >>> Did you guys *really* redo it between software releases? >> >> QCM6490 fairphone is special case where same SOC is used for mobile >> product and it uses sc7280 memory map. >> >> Current patch adds support for the same SOC marketed for IOT segment >> [1] and very active in the development and soon going to freeze its >> memory map, so we are deriving memory map from sc7280 and creating >> a new memory map for all IOT product with qcm6490.dtsi . > Stop reinventing the wheel. I'm not going to accept patches that are supposed to define ABI for products that are still in development. > Not unless Qualcomm changes their attitude towards unilaterally breaking things for no good reason. > >> >> [1] >> https://www.qualcomm.com/products/internet-of-things/industrial/building-enterprise/qcm6490 >> >>> >>> This SoC family has been on the market for quite some time, >>> breaking software expectations like that is not cool, especially >>> on a product with a promised lifespan of 10 years or whatever! >> >> I agree, but we are not changing anything for product which are there >> in the market instead defining a new memory map what is going to come >> with qcm6490.dtsi for IOT. > Why would the OS care about the market segment you're targeting? > Why would the firmware you're building care about the market segment you're targeting? The LE vs LA vs LU vs WP vs whatever split is so unnecessary and arbitrary on the firmware/kernel side.. > > The firmware should either be fully relocatable (so that dynamic memory reservation can be used), unified so that there's no changes or better yet stored in separate memory so that q6 cores don't steal the RAM that the user paid for and you can do whatever ugly magic you please in there. > > This arbitrary segmentation makes it impossible to have a common base, or to explain what device should go where to a newcomer. Konrad it is possible to use the same SOC with the multiple segments w/ the different memory maps. Memory map here is how you organize the DDR and give it to various S/W and DSP regions etc; Also these SOCs are around for sometime and it is possible that new segments may use it. We can't solve or know all the new segments need when the SOCs come out. Memory maps does provide that flexibility and they don't change often. OEMs has also some flexibility to change the memory map if needed to optimize. This SOC is around for quite sometime new usecases are expected to emerge. I don't see it as way to stop us from taking these contributions into the linux-arm-msm. ---Trilok Soni -- ---Trilok Soni