Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp161002rdg; Thu, 12 Oct 2023 01:43:45 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF1BaY52N9BaMDgBozUL0Jfkq09sBUj7lEXQR02UopuZu7K8g8C8YYa+P6MdW7pC6EHVx3l X-Received: by 2002:a25:254e:0:b0:d9a:d91f:3888 with SMTP id l75-20020a25254e000000b00d9ad91f3888mr373366ybl.13.1697100225661; Thu, 12 Oct 2023 01:43:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697100225; cv=none; d=google.com; s=arc-20160816; b=aaVY/D+GKdnxTpxij9efQeuqP2FiD1Z+v5DQTxiFgEVupd4BC8t1m+aUzmpArfgkal xA+6uQ3ac4rh1eDUedwmRmrg+kF6N3gUoXqmDg5iC5AwVsAPmNVrR5jAHGKeikmd09jQ pSSUX4TNO4oEibfC5irheNH6lqEwYz1j70Ar7kDvCUNrlc86my4Ncnp3pPNvC7oOpfvQ YsW/GFfXvQgDYeWCh6lwfSRtHLbeIRIjDX2GojqE+KJDrVv3D61dDXxmMB8w/FHx2rFM NQ4DfOzlIjVqtej+uy00B8jhpxctpe9WPFUmdW6O6BjpqLdLcrucNNDX7TExmJZnMBzP XsYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=kjOhexuevGAYoXYeROCde90v2zna4WaKNlA9I3TFyGE=; fh=SE8P9IcxtB2Gz/wdtSbGJFl2wIf8TbeQx856Bu5KJOQ=; b=D39N7HUN+ifT8pCdncQ/hbfaRrwrvJo/LCa61XIaTMfZXrrA0QgCtADV4571HaMbCz PWMrvWJUlge/9fUZ8RAvbR72pilQ3yTrCgwikJlzo4CRGazAFutipoHM5j2rIimt1IvL gSkrEkkeeEozTKcYc8hPg4uHUcg+WiwdyjBr5xWUgmyFVjKFbJvFOGaGl4ciPr6Zg/aA 6YGdgrC6a87j4MleItB3eNAuCrf0RYj28RTzdskBLlUc3M2gAGw1uQI+TY0/mANTkYaB lEAHgoQMDcig6lbkfR7jrw4k70QVC7C7tLVebcqPuZ2MsYlqvMgCgLM+qOWRT67GxaLy aXqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=U0GJ1QaY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from pete.vger.email (pete.vger.email. [23.128.96.36]) by mx.google.com with ESMTPS id fd20-20020a056a002e9400b0068fce6a86acsi14731202pfb.121.2023.10.12.01.43.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Oct 2023 01:43:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) client-ip=23.128.96.36; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=U0GJ1QaY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id 5E60C81904F1; Thu, 12 Oct 2023 01:43:36 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235609AbjJLIla (ORCPT + 99 others); Thu, 12 Oct 2023 04:41:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58314 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235482AbjJLIkw (ORCPT ); Thu, 12 Oct 2023 04:40:52 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 47230CC; Thu, 12 Oct 2023 01:40:50 -0700 (PDT) X-UUID: 094b606268db11eea33bb35ae8d461a2-20231012 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=kjOhexuevGAYoXYeROCde90v2zna4WaKNlA9I3TFyGE=; b=U0GJ1QaYcSBGWPhDFADtgyfBfBRFxeA5Jk33/evrDah2Ll/pKWIWBwkfypGvjc5tbCtXLc7K9ihc8O6y8hCiAvYrKOGxR7s8pPHPftx/HvkG1raSwrqGB7Bw21ENP89+DzFub0XuHlzMogy4YPOo9SYbjXej4cpdE1e2AeUo4to=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.32,REQID:6c1be1e1-02cb-481b-9810-f9d259e4630b,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:5f78ec9,CLOUDID:3e45b5f0-9a6e-4c39-b73e-f2bc08ca3dc5,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR:NO, DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-UUID: 094b606268db11eea33bb35ae8d461a2-20231012 Received: from mtkmbs14n2.mediatek.inc [(172.21.101.76)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 729397181; Thu, 12 Oct 2023 16:40:45 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by mtkmbs11n1.mediatek.inc (172.21.101.185) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Thu, 12 Oct 2023 16:40:44 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Thu, 12 Oct 2023 16:40:44 +0800 From: Moudy Ho To: Chun-Kuang Hu , Philipp Zabel , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mauro Carvalho Chehab , Matthias Brugger , AngeloGioacchino Del Regno , Hans Verkuil CC: , , , , , , Moudy Ho Subject: [PATCH v7 15/16] dt-bindings: display: mediatek: split: add compatible for MT8195 Date: Thu, 12 Oct 2023 16:40:36 +0800 Message-ID: <20231012084037.19376-16-moudy.ho@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20231012084037.19376-1-moudy.ho@mediatek.com> References: <20231012084037.19376-1-moudy.ho@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Thu, 12 Oct 2023 01:43:36 -0700 (PDT) Add compatible string and GCE property for MT8195 SPLIT, of which is operated by MDP3. Signed-off-by: Moudy Ho --- .../display/mediatek/mediatek,split.yaml | 27 +++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,split.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,split.yaml index a8a5c9608598..e4affc854f3d 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,split.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,split.yaml @@ -23,6 +23,7 @@ properties: oneOf: - enum: - mediatek,mt8173-disp-split + - mediatek,mt8195-mdp3-split - items: - const: mediatek,mt6795-disp-split - const: mediatek,mt8173-disp-split @@ -38,6 +39,21 @@ properties: the power controller specified by phandle. See Documentation/devicetree/bindings/power/power-domain.yaml for details. + mediatek,gce-client-reg: + description: + The register of display function block to be set by gce. There are 4 arguments, + such as gce node, subsys id, offset and register size. The subsys id that is + mapping to the register of display function blocks is defined in the gce header + include/dt-bindings/gce/-gce.h of each chips. + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: phandle of GCE + - description: GCE subsys id + - description: register offset + - description: register size + maxItems: 1 + clocks: items: - description: SPLIT Clock @@ -48,6 +64,17 @@ required: - power-domains - clocks +allOf: + - if: + properties: + compatible: + contains: + const: mediatek,mt8195-mdp3-split + + then: + required: + - mediatek,gce-client-reg + additionalProperties: false examples: -- 2.18.0