Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp161015rdg; Thu, 12 Oct 2023 01:43:47 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG2CpMS2GlHxeNTPUvfYxy+n7p7eGsjS5HpoFXdCTijGNHLX8tRaJQONvolQhRybc/HCH6X X-Received: by 2002:a05:6808:2208:b0:3a9:ba39:6d6a with SMTP id bd8-20020a056808220800b003a9ba396d6amr32234362oib.21.1697100227412; Thu, 12 Oct 2023 01:43:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697100227; cv=none; d=google.com; s=arc-20160816; b=YRJK3pBL30zY6DwNWsqr0aT8V736s7OHGYAVV7rZrxOONYakAtzXPT1bYkHCGnnvqa /jSyLnffkcOEU8RDHmvNLZmzeT652nPn7UeuNEPvbt7mWDQXjWqO1sqvxe+ajTKySWOX JHEyeMxj6XRW8KAPyKyh04qBDkDMQwIj2UKYg2hTkh7IHCHbQAx9oUfePOojahwHQyjy eeSXjdpsamlNqZkGyfugpBZTf5LdQxbqQSz/dIsmyw20gDAuRF9gqXXyDNh+2OwGE+Vc lPGGPe7/bH8VpCaACj6BmY4e0smj3jKJUjxf/TIWpGYG1geVs3ePDJotVlov7Hc4+NYM K15A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=seSDdPmbxpUkj2sJBRkLBY8UonHVXor/eqIz0QXz6T4=; fh=wJeRWNSZIQvKzTzARBL2sRJoO2hKwpVy82Mig4ni80M=; b=iEU6jR/sLabBfTqtqf4rujFQyr8PLsTcLD7RjaY11mdnLj9c0Deu4ekVBrdmSnlCXr 9TjCXfOk8W+tusqwPDb1CnZLNAyrmipoLVVzuC0DgAh8T5DagUGT6sLGFEBJ/Tg8r/xw vdVecmLOW3z5drytYDPvttVjihe8237VdJX2ZNjrF5CTCfgQMz4leR04xqjnVvkgVZAZ 8FfOYy8dpQtQ27WodAB4IhDHvbTBL3jgNVcKG6dyWizBwDBc2fiby9Xr58FZYpkZbYRo siRX/wB+lB/gWF7YLq7w/+e7+ffpdgGBmGSocv2WrGkYM2VRylPbULIkVRL99KcfFpFN bWEQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=mijdgD6c; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from pete.vger.email (pete.vger.email. [2620:137:e000::3:6]) by mx.google.com with ESMTPS id m66-20020a632645000000b00563e283786esi1829329pgm.104.2023.10.12.01.43.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Oct 2023 01:43:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) client-ip=2620:137:e000::3:6; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=mijdgD6c; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id 97F2C81904F7; Thu, 12 Oct 2023 01:43:36 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235602AbjJLIlT (ORCPT + 99 others); Thu, 12 Oct 2023 04:41:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58330 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235483AbjJLIkw (ORCPT ); Thu, 12 Oct 2023 04:40:52 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 52FE4CA; Thu, 12 Oct 2023 01:40:50 -0700 (PDT) X-UUID: 08b85bc868db11eea33bb35ae8d461a2-20231012 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=seSDdPmbxpUkj2sJBRkLBY8UonHVXor/eqIz0QXz6T4=; b=mijdgD6cp8QoRqsF8BmhZiTnG8Uer/dprk4Yp1lcYdgY/bztax22clBj5FZe+p7X4Yj4D+iZY31TY6QS7/c0hoglVXVrGg2bCs0MKTBgiwvzqjOfMncemdYTTcGm2jgZDmgSvBs77mgzcibLZhhG7Yy+w9a6FzC+Jclo0mmTFZc=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.32,REQID:78ccc27d-3088-41d5-bedb-b58c94404ec1,IP:0,U RL:25,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION :release,TS:25 X-CID-META: VersionHash:5f78ec9,CLOUDID:3d45b5f0-9a6e-4c39-b73e-f2bc08ca3dc5,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:11|1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR: NO,DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_ULN,TF_CID_SPAM_SNR X-UUID: 08b85bc868db11eea33bb35ae8d461a2-20231012 Received: from mtkmbs11n2.mediatek.inc [(172.21.101.187)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 980679851; Thu, 12 Oct 2023 16:40:44 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by MTKMBS14N2.mediatek.inc (172.21.101.76) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Thu, 12 Oct 2023 16:40:41 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Thu, 12 Oct 2023 16:40:41 +0800 From: Moudy Ho To: Chun-Kuang Hu , Philipp Zabel , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mauro Carvalho Chehab , Matthias Brugger , AngeloGioacchino Del Regno , Hans Verkuil CC: , , , , , , "Moudy Ho" Subject: [PATCH v7 08/16] dt-bindings: media: mediatek: mdp3: add component STITCH for MT8195 Date: Thu, 12 Oct 2023 16:40:29 +0800 Message-ID: <20231012084037.19376-9-moudy.ho@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20231012084037.19376-1-moudy.ho@mediatek.com> References: <20231012084037.19376-1-moudy.ho@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-AS-Product-Ver: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-AS-Result: No-10--8.122500-8.000000 X-TMASE-MatchedRID: +k55+NgUc6boRPKKjGHPUxcqpH7D1rtQTJDl9FKHbrm7qpOHKudqczQz 47GqDWjpnD3AxwqeC/rkllaluas5jhhzK7qAlTSLbBu6+EIezdwzc8FC0MEwT/zaSz3Z/4aao8A sEqzaHYd3IL9RTZjcZXNjxEfTH8yUnuh7s4XRTZbBVprK8rvWX3+vzHfC29pfzsQ8iRVyD45ZoZ UwtnkREuLzNWBegCW2U9w4XVXDWCYLbigRnpKlKWxlRJiH4397fj9jiMqiWyIjyTA0RbddwlqPC +KqjpoaRMaCF3Y0fhqpcY1cS87iDg== X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-TMASE-Result: 10--8.122500-8.000000 X-TMASE-Version: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-SNTS-SMTP: 510D9C277CA291CBA59DB39714405C3EBE96D1A69B6CBF0EA7D9DCCD43675FCB2000:8 X-MTK: N X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Thu, 12 Oct 2023 01:43:37 -0700 (PDT) Add the fundamental hardware configuration of component STITCH, which is controlled by MDP3 on MT8195. Signed-off-by: Moudy Ho --- .../bindings/media/mediatek,mdp3-stitch.yaml | 61 +++++++++++++++++++ 1 file changed, 61 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-stitch.yaml diff --git a/Documentation/devicetree/bindings/media/mediatek,mdp3-stitch.yaml b/Documentation/devicetree/bindings/media/mediatek,mdp3-stitch.yaml new file mode 100644 index 000000000000..d815bea29154 --- /dev/null +++ b/Documentation/devicetree/bindings/media/mediatek,mdp3-stitch.yaml @@ -0,0 +1,61 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/mediatek,mdp3-stitch.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek Media Data Path 3 STITCH + +maintainers: + - Matthias Brugger + - Moudy Ho + +description: + One of Media Data Path 3 (MDP3) components used to combine multiple video frame + with overlapping fields of view to produce a segmented panorame. + +properties: + compatible: + enum: + - mediatek,mt8195-mdp3-stitch + + reg: + maxItems: 1 + + mediatek,gce-client-reg: + description: + The register of display function block to be set by gce. There are 4 arguments, + such as gce node, subsys id, offset and register size. The subsys id that is + mapping to the register of display function blocks is defined in the gce header + include/dt-bindings/gce/-gce.h of each chips. + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: phandle of GCE + - description: GCE subsys id + - description: register offset + - description: register size + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - mediatek,gce-client-reg + - clocks + +additionalProperties: false + +examples: + - | + #include + #include + + display@14003000 { + compatible = "mediatek,mt8195-mdp3-stitch"; + reg = <0x14003000 0x1000>; + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x3000 0x1000>; + clocks = <&vppsys0 CLK_VPP0_STITCH>; + }; -- 2.18.0