Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp202631rdg; Thu, 12 Oct 2023 03:16:57 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHhEWArLKmLMnv/wn707+D5UPBF/N2o2R15TgZ6yczwBHd7JZlAgeFBHPsKuW788QGDlz/F X-Received: by 2002:a05:6e02:1d8f:b0:34c:e6e6:80d5 with SMTP id h15-20020a056e021d8f00b0034ce6e680d5mr28858957ila.26.1697105817505; Thu, 12 Oct 2023 03:16:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697105817; cv=none; d=google.com; s=arc-20160816; b=Sgn66Kl9s9FnmfnykJxWnHtgL+rxx9dqnxVvv6D6WmtI1GvXFyEMSCBomVH6AQ/gV+ vcoLLbLKOP9deWEt6HndeVbJTaGN80o23yEufngvDATk/dWXCKUvPHFI642T4wOYL5He wD4fo0tg2s/Qz6brG0RlZ5QxYdktDegFweVXnDWeGbmbek6rl7Q9DFR1eBoGkgLnEF4K Q/m9m8f5aNKmhMOxR0bBbJuTkTcbl6x1KJKHhcOTCXbNPM1GvgXHjtv0DZEvq6rdeF4N QQyvPtXTBBL9fvjJT9cJmVJ5IqQYIaJfL38RX2KngnyptDdQuD/5vNqSVtUBWzgXp3Bi xyRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=h9FCmbWGl+OlYTAXdMG/3CqMMFt/CGx3iCVE20i1C4E=; fh=PWcMssiHV0Wg6s0iZx3lcXZJewDITfve5SWIHJyBXqs=; b=RFRccaL1TFknnjB2Z8BhXmtelarelyYuKY6b3GO7MFt5oO+0slgVGAO+pQlP/rB0Tz WYimvwoAaPjJHv00Sx+974olQYz84Feqe1jyVlz/mtY7K8Allm0juBgU739AwX3MpmoL YsGsB8ZxunFfL2DlV18oK+6I5xL7n7ApYAupyc17rat3c9LUInQW58IhtBw2PB79uQyx ItZ4FCTVF4NO2TrMotqWCKVNoEO84/soxAYhPKhm07Y891pKcwY+uPv9eT1NLs6C7A4B KPeK9DdpTRyt31GtApAJnBYXO4+3ANkszeNCTHh254oAam62VT95HacW8taH/xy4grdG rn7w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=bPLnqHRx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Return-Path: Received: from howler.vger.email (howler.vger.email. [23.128.96.34]) by mx.google.com with ESMTPS id f23-20020a635557000000b00585ad175170si1883880pgm.69.2023.10.12.03.16.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Oct 2023 03:16:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) client-ip=23.128.96.34; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=bPLnqHRx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.34 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by howler.vger.email (Postfix) with ESMTP id 9B0F280ACEDF; Thu, 12 Oct 2023 03:16:54 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at howler.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1347073AbjJLKQn (ORCPT + 99 others); Thu, 12 Oct 2023 06:16:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60230 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234179AbjJLKQl (ORCPT ); Thu, 12 Oct 2023 06:16:41 -0400 Received: from madras.collabora.co.uk (madras.collabora.co.uk [46.235.227.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8EB5FC0; Thu, 12 Oct 2023 03:16:39 -0700 (PDT) Received: from [192.168.1.100] (2-237-20-237.ip236.fastwebnet.it [2.237.20.237]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) (Authenticated sender: kholk11) by madras.collabora.co.uk (Postfix) with ESMTPSA id 73141660730F; Thu, 12 Oct 2023 11:16:37 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1697105798; bh=MFJlXKeKRmyYe1sPRy0ZgHvR7phe/lPTFJSLRKVgehQ=; h=Date:Subject:To:Cc:References:From:In-Reply-To:From; b=bPLnqHRx+HA5+shhLcXQRXhbX6Bp0T7ND4nULJuFnv9s4KHUOdYfFl4oiXOXFNAC2 BPGInDS5rRla7xD9rMgO1JKGxrAUKF6CvuCtISS8IgtVhxKFcHqTHHfIR2GIeNGluw Dr0kEOG3uHW2z0AF3HOCEfmyeq9eou+8TrYjuvAw53zt60wzoJZhzhYTIvApVGwxrX WYjVSSQllKwXXXn+4EcNm0hlHPrCmfFRcMRluHRCQabUg3ZMxPI7CsTSAG4WFE5FcU tZYvZIH8HuPMniMWZNvBB64HS0dGIUN5Jkmw5UBhBykKRV/G4AndalNf5qjwaRz1oH K+Pvz5vsqq7CA== Message-ID: Date: Thu, 12 Oct 2023 12:16:35 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.15.0 Subject: Re: [PATCH v7 10/16] dt-bindings: media: mediatek: mdp3: add component TDSHP for MT8195 Content-Language: en-US To: Moudy Ho , Chun-Kuang Hu , Philipp Zabel , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mauro Carvalho Chehab , Matthias Brugger , Hans Verkuil Cc: dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-arm-kernel@lists.infradead.org References: <20231012084037.19376-1-moudy.ho@mediatek.com> <20231012084037.19376-11-moudy.ho@mediatek.com> From: AngeloGioacchino Del Regno In-Reply-To: <20231012084037.19376-11-moudy.ho@mediatek.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-4.2 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on howler.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Thu, 12 Oct 2023 03:16:54 -0700 (PDT) Il 12/10/23 10:40, Moudy Ho ha scritto: > Add the fundamental hardware configuration of component TDSHP, > which is controlled by MDP3 on MT8195. > > Signed-off-by: Moudy Ho > --- > .../bindings/media/mediatek,mdp3-tdshp.yaml | 61 +++++++++++++++++++ > 1 file changed, 61 insertions(+) > create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml > > diff --git a/Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml b/Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml > new file mode 100644 > index 000000000000..92e1547e7c7f > --- /dev/null > +++ b/Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml > @@ -0,0 +1,61 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/media/mediatek,mdp3-tdshp.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: MediaTek Media Data Path 3 TDSHP Please unroll it.... MediaTek Media Data Path 3 Two-Dimensional Sharpness > + > +maintainers: > + - Matthias Brugger > + - Moudy Ho > + > +description: > + One of Media Data Path 3 (MDP3) components used to improve image > + sharpness and contrast. Two-Dimensional Sharpness (TDSHP) is a MDP3 component used to perform image edge sharpening and enhance vividness and contrast. > + > +properties: > + compatible: > + enum: > + - mediatek,mt8195-mdp3-tdshp > + > + reg: > + maxItems: 1 > + > + mediatek,gce-client-reg: > + description: > + The register of display function block to be set by gce. There are 4 arguments, > + such as gce node, subsys id, offset and register size. The subsys id that is > + mapping to the register of display function blocks is defined in the gce header > + include/dt-bindings/gce/-gce.h of each chips. > + $ref: /schemas/types.yaml#/definitions/phandle-array > + items: > + items: > + - description: phandle of GCE > + - description: GCE subsys id > + - description: register offset > + - description: register size > + maxItems: 1 > + > + clocks: > + maxItems: 1 > + > +required: > + - compatible > + - reg > + - mediatek,gce-client-reg > + - clocks > + > +additionalProperties: false > + > +examples: > + - | > + #include > + #include > + > + display@14007000 { > + compatible = "mediatek,mt8195-mdp3-tdshp"; > + reg = <0x14007000 0x1000>; > + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x7000 0x1000>; > + clocks = <&vppsys0 CLK_VPP0_MDP_TDSHP>; > + };