Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp466442rdg; Thu, 12 Oct 2023 10:35:36 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHI0lR9//kpKIrJOuze1CWAeNocwB5COcGUIqltC/GwSxPDyRKcaXioe+OcyGqE8qmXfejH X-Received: by 2002:a17:902:ea06:b0:1c5:e207:836e with SMTP id s6-20020a170902ea0600b001c5e207836emr34865540plg.26.1697132136392; Thu, 12 Oct 2023 10:35:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697132136; cv=none; d=google.com; s=arc-20160816; b=HEskvBVrd0gNQ1G2eIjAnCx/5rNZzZn5vbIKC1FU5ORr+GS2zwbUsuYPruI6/JQKJS Go79v+uLXa4sppudNP/r8qV43ViNouq9+DSUPQqOtWOndaUgy0ODGlk/PMbOqhF6dmrB 8vx6/l33m5+fkPKRrgSObQ5fFWz++Un3c21xteW7QsUpX42HAUYibE/juzdlPicQeyKc 06d+WPGB8XiaineALEE/CQnv9/CBdRH2Uznid+pFExAIUSdzO7XjuwEAyWxcfnLM7cf4 APS0tVHIGmylJlKx6z7YfamgTwxw92g+Cr/e6kr+N3Sb8Vdo98jO1csQF3pIsfnX3SYO T9bQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:user-agent :content-transfer-encoding:organization:references:in-reply-to:date :cc:to:reply-to:from:subject:message-id:dkim-signature; bh=4v+H0O0IXD5YGkRVSviC2erq+UMEGDFbWdbWf2xYauc=; fh=0L++fcZ3j4NivmPj2WckG6xGYIwVb3dCYAxPxor6gRM=; b=kprjG4VUymvWos89K5M24iPp9mOJHztAyc9VNV7QC+ClpmeSG3M9erkhpAViI0sOVn 8O9/FWO2EqkGcGtINawVnkl2ZjtWRU6ZByjfS4y2VCBnQHnZJgO4Rf4p3E3xvtqK+XbG quf/+I7zZxxAfs/eP1886fXMWzAI/rxMXg1FjMx4oHMff6Abom/9Hw0WefRIDln96zP6 V1TFaIod/1iDLmbGAgs6QvdaCvjJbuw8ds2wiRO0F/yg6dgcxCpzW+vMvJkqZZgIjfum zCASbUhu20yXKhxq5G804b33Voa3DyviRr+IW0USBXs00L4IfswepYQaqq/nS1OYGfUE CjeA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=bZXt6ull; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from groat.vger.email (groat.vger.email. [2620:137:e000::3:5]) by mx.google.com with ESMTPS id bo12-20020a056a000e8c00b0068c0300a3f7si7685182pfb.279.2023.10.12.10.35.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Oct 2023 10:35:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) client-ip=2620:137:e000::3:5; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=bZXt6ull; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 7BD848078D6E; Thu, 12 Oct 2023 10:35:33 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1379611AbjJLRfW (ORCPT + 99 others); Thu, 12 Oct 2023 13:35:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52564 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1347392AbjJLRfL (ORCPT ); Thu, 12 Oct 2023 13:35:11 -0400 Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4D71572B4; Thu, 12 Oct 2023 10:28:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1697131708; x=1728667708; h=message-id:subject:from:reply-to:to:cc:date:in-reply-to: references:content-transfer-encoding:mime-version; bh=4v+H0O0IXD5YGkRVSviC2erq+UMEGDFbWdbWf2xYauc=; b=bZXt6ullIF4qNWO/f6u2KGhu8k9JmyCejMz3LsS+kuy3L62/a4epAPFc xPRmjvBgFJkwNPBcgN4HoS5dFVYOApMemenifatMKo2U47sgZ/hsJoGQU eXQzAB644MoLjshU908hvjpp3h54/pzQgUgpj25shuG3r/8B1qFmD6FDO 1C2ybBQB5XMbEdxRaAfST/bbbyV6n01pgdWGEvG3/MDQyJQvPw/JOkvW2 WCOqhSl70AAlKnDpUAW5sHSkziCavDbq1pIiBs400xZeah2ZXYqfs5fSG f5jGLrc985r5ewEyaGOUXssEsQwYkjl7Vr2CDODBdx3uWEp/T13J+Jr8O w==; X-IronPort-AV: E=McAfee;i="6600,9927,10861"; a="365249842" X-IronPort-AV: E=Sophos;i="6.03,219,1694761200"; d="scan'208";a="365249842" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Oct 2023 10:28:27 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10861"; a="731021869" X-IronPort-AV: E=Sophos;i="6.03,219,1694761200"; d="scan'208";a="731021869" Received: from linux.intel.com ([10.54.29.200]) by orsmga006.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Oct 2023 10:28:27 -0700 Received: from [10.54.75.156] (debox1-desk1.jf.intel.com [10.54.75.156]) by linux.intel.com (Postfix) with ESMTP id 77FAE5807A3; Thu, 12 Oct 2023 10:28:27 -0700 (PDT) Message-ID: <0bd97aed259d9ec0ff4d8c95f63d5db65550b893.camel@linux.intel.com> Subject: Re: [PATCH V3 10/16] platform/x86/intel/pmc: Split pmc_core_ssram_get_pmc() From: "David E. Box" Reply-To: david.e.box@linux.intel.com To: Ilpo =?ISO-8859-1?Q?J=E4rvinen?= Cc: LKML , platform-driver-x86@vger.kernel.org, rajvi.jingar@linux.intel.com Date: Thu, 12 Oct 2023 10:28:27 -0700 In-Reply-To: References: <20231012023840.3845703-1-david.e.box@linux.intel.com> <20231012023840.3845703-11-david.e.box@linux.intel.com> Organization: David E. Box Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.48.4 (3.48.4-1.fc38) MIME-Version: 1.0 X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Thu, 12 Oct 2023 10:35:33 -0700 (PDT) On Thu, 2023-10-12 at 18:14 +0300, Ilpo J=C3=A4rvinen wrote: > On Wed, 11 Oct 2023, David E. Box wrote: >=20 > > On supported hardware, each PMC may have an associated SSRAM device for > > accessing additional counters.=C2=A0 However, only the SSRAM of the fir= st > > (primary) PMC is discoverable as a PCI device to the OS. The remaining > > (secondary) devices are hidden but their BARs are still accessible and > > their addresses are stored in the BAR of the exposed device. Clean up t= he > > code handling the SSRAM discovery. Create two separate functions for > > accessing the primary and secondary SSRAM devices. > >=20 > > Signed-off-by: David E. Box > > --- > > V3 - New patch split from previous PATCH 2 > > =C2=A0=C2=A0 - Update changelog > > =C2=A0=C2=A0 - Use cleanup.h to cleanup ioremap > >=20 > > V2 - no change > >=20 > > =C2=A0drivers/platform/x86/intel/pmc/core_ssram.c | 93 ++++++++++++++--= ----- > > =C2=A01 file changed, 61 insertions(+), 32 deletions(-) > >=20 > > diff --git a/drivers/platform/x86/intel/pmc/core_ssram.c > > b/drivers/platform/x86/intel/pmc/core_ssram.c > > index 815950713e25..af405d11919f 100644 > > --- a/drivers/platform/x86/intel/pmc/core_ssram.c > > +++ b/drivers/platform/x86/intel/pmc/core_ssram.c > > @@ -8,6 +8,7 @@ > > =C2=A0 * > > =C2=A0 */ > > =C2=A0 > > +#include > > =C2=A0#include > > =C2=A0#include > > =C2=A0 > > @@ -21,6 +22,8 @@ > > =C2=A0#define SSRAM_IOE_OFFSET=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A00x68 > > =C2=A0#define SSRAM_DEVID_OFFSET=C2=A0=C2=A0=C2=A0=C2=A0=C2=A00x70 > > =C2=A0 > > +DEFINE_FREE(pmc_core_iounmap, void __iomem *, iounmap(_T)); > > + >=20 > Was it that adding >=20 > DEFINE_FREE(iounmap, void __iomem *, iounmap(_T)); >=20 > into some header did not work for some reason or why this? (Perhaps=20 > because iounmap is also defined?) No, I didn't think to add it. I'll try and send in the next version. David >=20