Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:8 as permitted sender) client-ip=2620:137:e000::3:8;
From:   Jeremy Linton <jeremy.linton@arm.com>
To:     linux-arm-kernel@lists.infradead.org
Cc:     catalin.marinas@arm.com, will@kernel.org, mark.rutland@arm.com,
        maz@kernel.org, anshuman.khandual@arm.com, krisman@suse.de,
        broonie@kernel.org, james.morse@arm.com, ionela.voinescu@arm.com,
        linux-kernel@vger.kernel.org, Jeremy Linton <jeremy.linton@arm.com>
Subject: [PATCH v2 0/3] arm64: cpufeatures: Display enabled cores
Date:   Tue, 17 Oct 2023 00:23:19 -0500
Message-ID: <20231017052322.1211099-1-jeremy.linton@arm.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Precedence: bulk

The AMU feature can be enabled on a subset of the cores in a system.
Because of that, it prints a message for each core as it is detected.
This becomes tedious when there are hundreds of cores. Instead, for
CPU features which can be enabled on a subset of the present cores,
lets wait until update_cpu_capabilities() and print the subset of cores
the feature was enabled on.

Since the infrastructure now exists to display the subset of cores
where a feature is enabled, lets also enable it for the Dirty Bit Management
and 32-bit EL0. The 32-bit EL0 patch is only lightly tested as the AEM/TFA
model firmware doesn't like mismatched AARCH32 support. Its also the least
ugly version of the three or so options I considered.

v1->v2:
	Add DBM and 32-bit EL0 code so they now display the core subset
	Add Ionela Voinescu review/testing tags
	Small comment tweak in the first patch

Jeremy Linton (3):
  arm64: cpufeature: Display the set of cores with a feature
  arm64: cpufeature: Change DBM to display enabled cores
  arm64: cpufeature: Change 32-bit EL0 to display enabled cores

 arch/arm64/include/asm/cpufeature.h |  2 +
 arch/arm64/kernel/cpufeature.c      | 70 ++++++++++++++---------------
 2 files changed, 36 insertions(+), 36 deletions(-)

-- 
2.41.0