Received: by 2002:a05:7412:d8a:b0:e2:908c:2ebd with SMTP id b10csp2946536rdg; Mon, 16 Oct 2023 22:43:38 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF4/Umk6zh5SkNgZXb14OzsF8I1ICQBKPbC+MTp156EhK2EAefO+n0MVk0MP7y+NaVJyFFe X-Received: by 2002:a17:902:ec84:b0:1c3:c127:540 with SMTP id x4-20020a170902ec8400b001c3c1270540mr1650160plg.29.1697521418305; Mon, 16 Oct 2023 22:43:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697521418; cv=none; d=google.com; s=arc-20160816; b=LPaJPQ25rWgpa+lDvlcL6kl3naUnEIiiETa1RRdvVK2eDRo8cZEtXhYjRTaUJUd5/C PadpVQGKKV3tbUeHSf0v7MnTnO6GGFeeVPx/2kocEGvINjGiUbNnwxnXhp60tUWOssTo qY8eArGZzZgn7PUbRMfXgfkltL19+iJZ9z1uoTRvz/AmElC6DQP238iWbM4LCyIBpL2F 8fy3U3eLg2Pm+wjNJBmWdhSccfKxFXZDZ2E6xpaBbtgscB1pNIfbpdYUwpK5+7WceXbf /moGHzGwnUcdeSXCtGMOoXfH43D0sDFAP3OrDMN7qHjM8y3Wd91VP5Zphjd29LJWmthX fjwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id; bh=EH0OP1Lb4wFdpZkZviemtCGWL19W05mO+bIDpKNSFkM=; fh=ZUnP2J3clQqWxTW9g9bNPExlkUXr1+MQdrBzHGuyZv4=; b=BdxfLdhB1uHVQKRqzYQcByHKKdrj5mlx5vYB4qOxcsiHqTGUA2ZA5d3jFmmA03DQvZ c5u+KGUS85zC55Fg7CX8xOFc1D8ifwvXPeX6lcB8KpANRlcbpmn7e7U2qHK1Gnhxisn8 qIWEp4WS/q1eE10yBl5Cdz6Mc9ZKUa8/q5lBynkBxaQRdfgUE63UvwblV3jACqJqjx8O VT7UzMt3msa3O2pqIiuMwmzhG3l/+BfMepnhQAxAPUNpzGli7By6GKNwC8fX43iAlqnC y1DgYZILqwUj/h3G86MTCq+W8AsMWowLGQJkfexf+7cnvei9z1A52fDBfvrUdVZbLKMz pJ3Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from morse.vger.email (morse.vger.email. [23.128.96.31]) by mx.google.com with ESMTPS id g20-20020a170902c39400b001ca67f26f5esi919688plg.283.2023.10.16.22.43.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Oct 2023 22:43:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) client-ip=23.128.96.31; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by morse.vger.email (Postfix) with ESMTP id 3A07C8068A44; Mon, 16 Oct 2023 22:43:35 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at morse.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234391AbjJQFn2 (ORCPT + 99 others); Tue, 17 Oct 2023 01:43:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56530 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230343AbjJQFn1 (ORCPT ); Tue, 17 Oct 2023 01:43:27 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5072AA2; Mon, 16 Oct 2023 22:43:20 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id 168D18067; Tue, 17 Oct 2023 13:43:12 +0800 (CST) Received: from EXMBX171.cuchost.com (172.16.6.91) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 17 Oct 2023 13:43:12 +0800 Received: from [192.168.125.85] (183.27.98.194) by EXMBX171.cuchost.com (172.16.6.91) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 17 Oct 2023 13:43:10 +0800 Message-ID: <6182d9f9-8810-4704-b314-a5612d2aa795@starfivetech.com> Date: Tue, 17 Oct 2023 13:43:10 +0800 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v8 0/22] Refactoring Microchip PCIe driver and add StarFive PCIe Content-Language: en-US To: Conor Dooley , =?UTF-8?Q?Krzysztof_Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Lorenzo Pieralisi , "Daire McNamara" , Emil Renner Berthing , Krzysztof Kozlowski CC: , , , , Paul Walmsley , Palmer Dabbelt , Albert Ou , Philipp Zabel , Mason Huo , Leyfoon Tan , Kevin Xie References: <20231011110514.107528-1-minda.chen@starfivetech.com> From: Minda Chen In-Reply-To: <20231011110514.107528-1-minda.chen@starfivetech.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-Originating-IP: [183.27.98.194] X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX171.cuchost.com (172.16.6.91) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Mon, 16 Oct 2023 22:43:35 -0700 (PDT) On 2023/10/11 19:04, Minda Chen wrote: > This patchset final purpose is add PCIe driver for StarFive JH7110 SoC. > JH7110 using PLDA XpressRICH PCIe IP. Microchip PolarFire Using the > same IP and have commit their codes, which are mixed with PLDA > controller codes and Microchip platform codes. > > For re-use the PLDA controller codes, I request refactoring microchip > codes, move PLDA common codes to PLDA files. > Desigware and Cadence is good example for refactoring codes. > > ---------------------------------------------------------- > The refactoring patches total number is 17,(patch 1-17) > which do NOT contain changing logic of codes. > > These patches just contain three type basic operations. > (rename, modify codes to support starfive platform, and moving to common file) > If these patched are all be reviewed. They can be accepted first. > > Refactoring patches can be devided to different groups > 1. (patch 1- 3 is the prepare work of refactoring) > patch1 is move PLDA XpressRICH PCIe host common properties dt-binding > docs from microchip,pcie-host.yaml > patch2 is move PolarFire codes to PLDA directory. > patch3 is move PLDA IP register macros to plda-pcie.h > > 2. (patch4 - 6 is processing and re-use PCIe host instance) > patch4 is add bridge_addr field to PCIe host instance. > patch5 is rename data structure in microchip codes. > patch6 is moving two data structures to head file > > 3. (patch 7 - 9 are for re-use two PCIe setup function) > patch7 is rename two setup functions in microchip codes, prepare to move > to common file. > patch8 is change the arguments of plda_pcie_setup_iomems() > patch9 is move the two setup functions to common file pcie-plda-host.c > > 4.(patch 10 - 17 are for re-use interupt processing codes) > patch10 add a plda default event handler function. > patch11 is rename the IRQ related functions, prepare to move to > pcie-plda-host.c > patch 12 - 16 is modify the interrupt event codes, preparing for support starfive > and microchip two platforms. > patch17 is move IRQ related functions to pcie-plda-host.c > > ------------------------------------------------------------ > The remainder patches (patch 18 -22) are not refactoring patch. > They are for adding StarFive codes and dont modify the microchip's > codes. > > patch18 is set plda_event_handler to static. > patch19 is Add PLDA event interrupt codes and IRQ domain ops. > patch20 is add StarFive JH7110 PCIe dt-binding doc. > patch21 is add StarFive JH7110 Soc PCIe codes. > patch22 is Starfive dts config > > This patchset is base on v6.6-rc5 > Hi Kzysztof(K.W) Could you please take time to review this series patches? Thanks. Hi Conor The patch 4- 6 is split from previous version patch. You have added your review tag to that patch. May I add your review tag to patch 4 -6 ? And linux-riscv do NOT run compile test to this patch set.