Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) client-ip=23.128.96.33;
From:   Sandor Yu <Sandor.yu@nxp.com>
To:     dmitry.baryshkov@linaro.org, andrzej.hajda@intel.com,
        neil.armstrong@linaro.org, Laurent.pinchart@ideasonboard.com,
        jonas@kwiboo.se, jernej.skrabec@gmail.com, airlied@gmail.com,
        daniel@ffwll.ch, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org,
        s.hauer@pengutronix.de, festevam@gmail.com, vkoul@kernel.org,
        dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-phy@lists.infradead.org
Cc:     kernel@pengutronix.de, linux-imx@nxp.com, Sandor.yu@nxp.com,
        oliver.brown@nxp.com, alexander.stein@ew.tq-group.com,
        sam@ravnborg.org, Rob Herring <robh@kernel.org>
Subject: [PATCH v11 5/7] dt-bindings: phy: Add Freescale iMX8MQ DP and HDMI PHY
Date:   Tue, 17 Oct 2023 15:04:01 +0800
Message-Id: <3b01b288d7427726568e9a89e8ee91e444b39044.1697524277.git.Sandor.yu@nxp.com>
In-Reply-To: <cover.1697524277.git.Sandor.yu@nxp.com>
References: <cover.1697524277.git.Sandor.yu@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?E9i23x3VPCd+7AkireSoUW/mu+2XFb7pBzSrmF7y2pKW9ur6W73+9dgieTMP?=
 =?us-ascii?Q?X5tqgz/QkGsCn9vMeJSyrEZ8cs8heB9xx/d0RT4sbWStQrR47QZv90cJG+AA?=
 =?us-ascii?Q?ERXvKyAtN1nxOMjNXIdP4/jl6sk9mupg7mXPQZnIMROD3foWPj3csj/dIqnM?=
 =?us-ascii?Q?FF6lb0IWEQbF0KozYxeYFpDorNX2t/4AI3UyUl/KPs3BbOnn/HbD9S/Re4zK?=
 =?us-ascii?Q?kp3C2ELZ1arPSJM9dtHiMPvW+A5y5VzB22trazL21N1BgwNiM1YT80P66v6S?=
 =?us-ascii?Q?tKA29UGq8AW0Hei1ORRLtzoYQoSLABBVgKEblFtG+wAVvBTQsnUgnZinolR8?=
 =?us-ascii?Q?mOrORhSuGWoHxJRNFvFSbxliuQLzPiWyY6XyqaELewJoeZRWL9PxanrfJXQX?=
 =?us-ascii?Q?tYG26tj7MNBx5WRsbwb417zBN3xv0ubamGw2Satf6H8VyarDxrrjQSYLZHgk?=
 =?us-ascii?Q?svwVCe6ARFDCeqfGjNdwrkLaGCb5OmTLxl9hHWhDyU8oSq4c/D+NExSVdZWs?=
 =?us-ascii?Q?SFZUEvyC7LOVHy1beU1INDTyVBxkN55pOssPyt//M+YOYGBfwqj2HguILkWM?=
 =?us-ascii?Q?fETGuycUPyDaE44CnEcy6Jl6x8YE18fsF186Mw17Bvk0ADUbcTX610PKjAqH?=
 =?us-ascii?Q?IK0xeF4HLqY990Yw5ZY0+kpVg5VGodqIhXdq6iqL7Vb+TwxIwcAH3Cg+Lmpk?=
 =?us-ascii?Q?iXcQ1zqB0PdXlYLsS9y74nk9ECom4a0+xtnp4/h99C+5axYkV+vKQx77Turi?=
 =?us-ascii?Q?ZfaGDqqv2pPIQixLqwM5FmkHZ1ESInbcEEKLy7dYhGB+BAwfS7vUK+KiWdMv?=
 =?us-ascii?Q?1fc5xkvNbbL/NxwerOhwd2bvsMeUPNcTQTvUOkBzSRp+DnxoWu20QGx45RhT?=
 =?us-ascii?Q?l6a7RljhghmYGzBhSCZnctjgKzqytn8GlVCeANvorkfRDXYWOAix1TeQxQy1?=
 =?us-ascii?Q?iz7o/tPa1XNZ/4GdYgNYlZkmPG9DM1cN6UkmPtbJgWYxR5qXwBrHkKn8MiL7?=
 =?us-ascii?Q?aXfJh6qCv4oZvUkthWdyf41knbETmLmdiFdotwajj72PNpjbjjUt95o/1fTe?=
 =?us-ascii?Q?G7+BBxdsZ4Rf50mNRBHJ8Zbx3yzadauGiuJa2y5P572WPNYQzEFQ8XpppSs2?=
 =?us-ascii?Q?ktKpboYlnyporCwAJZznmpV2WPXjAWK+N3pwflOnTm6ddKOye5tpGfwSwiAw?=
 =?us-ascii?Q?Syn339Rz1dGEtU7uD3lH3YSsjLiOImke5cD6TanAJofVXzAyocVodrHjAVgj?=
 =?us-ascii?Q?EXhCOx8N4VYo4HkgPEqn+EH7Rpfc9BUE1yVhodazTzH0+Y3sObMOENPP9eV2?=
 =?us-ascii?Q?pmXoCQrOCrRJ2a/rGudlPm5lZjj/eYmFlQn1iBr82SDfAtqBlRV+gS+vHVYt?=
 =?us-ascii?Q?u1FIbVFQ44/qqqTvgwdHSJ6snrVS/8mpr+DDRE9h06O3lwp/Am/5m2fsVYFu?=
 =?us-ascii?Q?mLkcjOLiRtDd/4O/haz1QwhgxIZL1ZtAFP4XtfUSA0wOHPE5QlswMnJjFYNW?=
 =?us-ascii?Q?l2GnvGxBji1DfjYi65b4mX05Sgw2wu9jtBRi1SqM6ZpHBZyAmsQ1vVNtPdkT?=
 =?us-ascii?Q?d7AIyjmBYuFtkRyRrnTg2DGvRgFdiN32NrNGi3wL?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: b0981f2a-189f-413a-bfe0-08dbcedf932e
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9448.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Oct 2023 07:06:24.7406
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: FAxVOLsgmE220R+AVVz8i6/9kR9e0+7Sx5jhCpXKKzTGtroW9iTG3MCkETb9IILV3xsPJy7clQZdmY05YSuA4w==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB6974
X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,
	SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no
	version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Tue, 17 Oct 2023 00:18:46 -0700 (PDT)

Add bindings for Freescale iMX8MQ DP and HDMI PHY.

Signed-off-by: Sandor Yu <Sandor.yu@nxp.com>
Reviewed-by: Rob Herring <robh@kernel.org>
---
v9->v11:
 *No change.

 .../bindings/phy/fsl,imx8mq-dp-hdmi-phy.yaml  | 53 +++++++++++++++++++
 1 file changed, 53 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/phy/fsl,imx8mq-dp-hdmi-phy.yaml

diff --git a/Documentation/devicetree/bindings/phy/fsl,imx8mq-dp-hdmi-phy.yaml b/Documentation/devicetree/bindings/phy/fsl,imx8mq-dp-hdmi-phy.yaml
new file mode 100644
index 0000000000000..917f113503dca
--- /dev/null
+++ b/Documentation/devicetree/bindings/phy/fsl,imx8mq-dp-hdmi-phy.yaml
@@ -0,0 +1,53 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/phy/fsl,imx8mq-dp-hdmi-phy.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Cadence HDP-TX DP/HDMI PHY for Freescale i.MX8MQ SoC
+
+maintainers:
+  - Sandor Yu <sandor.yu@nxp.com>
+
+properties:
+  compatible:
+    enum:
+      - fsl,imx8mq-dp-phy
+      - fsl,imx8mq-hdmi-phy
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    items:
+      - description: PHY reference clock.
+      - description: APB clock.
+
+  clock-names:
+    items:
+      - const: ref
+      - const: apb
+
+  "#phy-cells":
+    const: 0
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - "#phy-cells"
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/imx8mq-clock.h>
+    #include <dt-bindings/phy/phy.h>
+    dp_phy: phy@32c00000 {
+        compatible = "fsl,imx8mq-dp-phy";
+        reg = <0x32c00000 0x100000>;
+        #phy-cells = <0>;
+        clocks = <&hdmi_phy_27m>, <&clk IMX8MQ_CLK_DISP_APB_ROOT>;
+        clock-names = "ref", "apb";
+    };
-- 
2.34.1