Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35;
From:   Bjorn Andersson <andersson@kernel.org>
To:     Andy Gross <agross@kernel.org>,
        Konrad Dybcio <konrad.dybcio@linaro.org>,
        Thomas Gleixner <tglx@linutronix.de>,
        Marc Zyngier <maz@kernel.org>,
        Neil Armstrong <neil.armstrong@linaro.org>
Cc:     "Maulik Shah (mkshah)" <quic_mkshah@quicinc.com>,
        linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
        Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Subject: Re: (subset) [PATCH v5 0/2] irqchip/qcom-pdc: support v3.2 HW
Date:   Sun, 22 Oct 2023 08:50:21 -0700
Message-ID: <169798982232.271027.4963613790320740027.b4-ty@kernel.org>
In-Reply-To: <20230929-topic-sm8x50-upstream-pdc-ver-v5-0-800111572104@linaro.org>
References: <20230929-topic-sm8x50-upstream-pdc-ver-v5-0-800111572104@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Precedence: bulk


On Fri, 29 Sep 2023 05:43:59 +0200, Neil Armstrong wrote:
> Starting from HW version 3.2 the IRQ_ENABLE bit has moved to the
> IRQ_i_CFG register and requires a change of the driver to avoid
> writing into an undefined register address.
> 
> Get the HW version from registers and set the IRQ_ENABLE bit to the
> correct register depending on the HW version.
> 
> [...]

Applied, thanks!

[2/2] arm64: dts: qcom: sm8150: extend the size of the PDC resource
      commit: 00c86efb0f78319958b7bca3391c532016acf39c

Best regards,
-- 
Bjorn Andersson <andersson@kernel.org>