Received: by 2002:a05:7412:251c:b0:e2:908c:2ebd with SMTP id w28csp2542698rda; Wed, 25 Oct 2023 06:01:52 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFLXhXBDmJLayXNkvNj4NHgTpEyH1bLN6+18fIYnhLt1kV1VRUPIY7FbPl9dOOuZr6OZwbY X-Received: by 2002:a67:e083:0:b0:44e:8626:71f2 with SMTP id f3-20020a67e083000000b0044e862671f2mr10691234vsl.13.1698238912088; Wed, 25 Oct 2023 06:01:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698238912; cv=none; d=google.com; s=arc-20160816; b=Crmikys0b2M4E/bng7v4JiQOZEz+i88vA2CriNhN1tcbXEoEfCBV4HvLLG11BtTSyS USFIilgf5bkdKkAiO/u6Pqi1T8pmtjs9Hk4I4yOlBy3FGg69NV3NWWyHLCRiTxyI55Yg /9+AGmyRJ5IrzyJOscBSGWDKifjKx/bu7HbCxIc3I0TfTzrEIV3MtQIQWK8K9C3Ixbpj JgIlB+7SFbAOIMpMQtPWF6kxnAN6qCsDDqTAS0gtsJBohOsH1hjE5+xKfE16PmIkGGcY VMLtOoNoUpWkPlz/ZmS54qFvry87tSwQ5N1dLArHohkvm63c1sXvMqKgnMM25gSw9frf cN2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:mime-version :references:in-reply-to:from:dkim-signature; bh=Ja9/pCBWGEb2jT4TVb34dvtYhqs8vTUmcB3t9wcKY1o=; fh=//oGtJwtcq2S2I6Zu1zUhwxN+WwWohEz8GjTHtRywOo=; b=qN7RQAcb8KCyak2Vgcuc6HB+6Qk7MrHGS3SHGgjX0luJbLUXnzs3FVmXTKN2yUFluF fbcZNmRS3FrKLfLWdiLNtoY9Gk5JsIO1rRgmMntVl5QTX86L40YK6mN2sHqmWB5upeHA 6b1b0U4s5MMAGlhz13VC46pCrUtVXKig0hBPxx7quUXt2Har/SUVufBrOBi725AxHspt Af8jWG2D6nSz4kZJ75eFBbCPCVjbZ7Veuh8oDv4WayRfN0K5+QbC1PdZbOQN/n2clrLs nN/MFzR3gplzuKlX6Cj9FMU/eT7DyeORii93Ef8wSTKi6wtsDuozc1c5v9zVRPe7OHsU v7Sg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@canonical.com header.s=20210705 header.b=eesuufrZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=canonical.com Return-Path: Received: from fry.vger.email (fry.vger.email. [23.128.96.38]) by mx.google.com with ESMTPS id p23-20020a67f317000000b0045783ef0055si1120104vsf.578.2023.10.25.06.01.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Oct 2023 06:01:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) client-ip=23.128.96.38; Authentication-Results: mx.google.com; dkim=pass header.i=@canonical.com header.s=20210705 header.b=eesuufrZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=canonical.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by fry.vger.email (Postfix) with ESMTP id 320AC810F6CA; Wed, 25 Oct 2023 06:01:36 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at fry.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1343871AbjJYNBZ (ORCPT + 99 others); Wed, 25 Oct 2023 09:01:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52634 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234962AbjJYNBY (ORCPT ); Wed, 25 Oct 2023 09:01:24 -0400 Received: from smtp-relay-internal-0.canonical.com (smtp-relay-internal-0.canonical.com [185.125.188.122]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 39898AC for ; Wed, 25 Oct 2023 06:01:21 -0700 (PDT) Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id EA8B43FD3F for ; Wed, 25 Oct 2023 13:01:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1698238875; bh=Ja9/pCBWGEb2jT4TVb34dvtYhqs8vTUmcB3t9wcKY1o=; h=From:In-Reply-To:References:Mime-Version:Date:Message-ID:Subject: To:Cc:Content-Type; b=eesuufrZbtqbJN+R6aY9t6JDP4geupcMtWiQ9Uh0M6lCP5fmUH+Pl/MQsGcQNS52z JO+1IYFyU9s/3l3WI9zh+TqVmOw06NZmWMYVEKCJMVpWev9pwcrGtPdXHya4660t9A Uge7HOdg7W4Tcm2vCodTfo+jnXECxA0YYAzaqlpjwGvPTefHtL0tG/Esb38n1fWGR5 ndKUpIkypUj3wajy5CewCH6zxdIAkX+pNX0ZmNWdRMZ5u//ArWe8+l3gARSJtdTFGd Wvr7jxs50vgxFLZDHJyADAYnR3xRsNoGt9tI678VCPuOxkqyIQ07Vj9+03dKKkiC3J Mt+i/6hucXfRg== Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-41bef8f8d94so57583031cf.0 for ; Wed, 25 Oct 2023 06:01:14 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698238868; x=1698843668; h=cc:to:subject:message-id:date:mime-version:references:in-reply-to :from:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=Ja9/pCBWGEb2jT4TVb34dvtYhqs8vTUmcB3t9wcKY1o=; b=PQuqiwgv7iOYnmg72XhQS4C0ATNMUbvDqI26+G0np92hpwYHwaIPoTu0eM3RPAfNCw dp61LV/YM2xW0mZGiI4AE6Qcs5JdB1O2IvEt9D9l2muoR5gIRjmqk0pSj0Yk5fHFKNRr eFKF3LrArYmfdaYpfkJDHaVMKhV1MNFvm/bJWo3Iixh7lf99C7gOZFEUTfIesQnFIqxh E2LZfs41DpM+Ciu4xyAjS6QJ9fewpBt0t5zWfogNyaoi63S7MvWlAfeCRQEa34jNNHVZ K/aHKqNBx2B/wxMH7bM8ixIl0z0PxsImqwBoYEzEBhMYUMpCpQEfIL1qSOWv14dgzYfS r/Ag== X-Gm-Message-State: AOJu0YzDTOvtb+/BYDQEi39beBU1SCNQY6jntYmClC7XIuuwwYlN6358 Lh2RLi0s0OBT6Px3YEC7qNNoNi2QWpTmM6fuCqRGObnmiecz/BcVx99q3sOtlRsrpqBrL5lICid masx7TWmNvgdn54kd3zA3pE44pLorFw7d91QB2KGL1MGx1TCvD/jUReAr0A== X-Received: by 2002:ac8:7f55:0:b0:403:2877:bc52 with SMTP id g21-20020ac87f55000000b004032877bc52mr14847393qtk.0.1698238868277; Wed, 25 Oct 2023 06:01:08 -0700 (PDT) X-Received: by 2002:ac8:7f55:0:b0:403:2877:bc52 with SMTP id g21-20020ac87f55000000b004032877bc52mr14847345qtk.0.1698238867829; Wed, 25 Oct 2023 06:01:07 -0700 (PDT) Received: from 348282803490 named unknown by gmailapi.google.com with HTTPREST; Wed, 25 Oct 2023 06:01:07 -0700 From: Emil Renner Berthing In-Reply-To: <20231025102251.3369472-4-shravan.chippa@microchip.com> References: <20231025102251.3369472-1-shravan.chippa@microchip.com> <20231025102251.3369472-4-shravan.chippa@microchip.com> Mime-Version: 1.0 Date: Wed, 25 Oct 2023 06:01:07 -0700 Message-ID: Subject: Re: [PATCH v3 3/4] dmaengine: sf-pdma: add mpfs-pdma compatible name To: shravan chippa , green.wan@sifive.com, vkoul@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, palmer@dabbelt.com, paul.walmsley@sifive.com, conor+dt@kernel.org Cc: dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, nagasuresh.relli@microchip.com, praveen.kumar@microchip.com Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Wed, 25 Oct 2023 06:01:36 -0700 (PDT) shravan chippa wrote: > From: Shravan Chippa > > Sifive platform dma does not allow out-of-order transfers, > Add a PolarFire SoC specific compatible and code to support > for out-of-order dma transfers > > Signed-off-by: Shravan Chippa > --- > drivers/dma/sf-pdma/sf-pdma.c | 27 ++++++++++++++++++++++++--- > drivers/dma/sf-pdma/sf-pdma.h | 8 +++++++- > 2 files changed, 31 insertions(+), 4 deletions(-) > > diff --git a/drivers/dma/sf-pdma/sf-pdma.c b/drivers/dma/sf-pdma/sf-pdma.c > index 4c456bdef882..9cc4beec40f0 100644 > --- a/drivers/dma/sf-pdma/sf-pdma.c > +++ b/drivers/dma/sf-pdma/sf-pdma.c > @@ -25,6 +25,8 @@ > > #include "sf-pdma.h" > > +#define PDMA_QUIRK_NO_STRICT_ORDERING BIT(0) > + > #ifndef readq > static inline unsigned long long readq(void __iomem *addr) > { > @@ -66,7 +68,7 @@ static struct sf_pdma_desc *sf_pdma_alloc_desc(struct sf_pdma_chan *chan) > static void sf_pdma_fill_desc(struct sf_pdma_desc *desc, > u64 dst, u64 src, u64 size) > { > - desc->xfer_type = PDMA_FULL_SPEED; > + desc->xfer_type = desc->chan->pdma->transfer_type; > desc->xfer_size = size; > desc->dst_addr = dst; > desc->src_addr = src; > @@ -520,6 +522,7 @@ static struct dma_chan *sf_pdma_of_xlate(struct of_phandle_args *dma_spec, > > static int sf_pdma_probe(struct platform_device *pdev) > { > + const struct sf_pdma_driver_platdata *ddata; > struct sf_pdma *pdma; > int ret, n_chans; > const enum dma_slave_buswidth widths = > @@ -545,6 +548,14 @@ static int sf_pdma_probe(struct platform_device *pdev) > > pdma->n_chans = n_chans; > > + pdma->transfer_type = PDMA_FULL_SPEED | PDMA_STRICT_ORDERING; > + > + ddata = device_get_match_data(&pdev->dev); > + if (ddata) { > + if (ddata->quirks & PDMA_QUIRK_NO_STRICT_ORDERING) > + pdma->transfer_type &= ~(PDMA_STRICT_ORDERING) ; The parentheses are unnecessary and you have an extra space. With that fixed: Reviewed-by: Emil Renner Berthing > + } > + > pdma->membase = devm_platform_ioremap_resource(pdev, 0); > if (IS_ERR(pdma->membase)) > return PTR_ERR(pdma->membase); > @@ -632,9 +643,19 @@ static int sf_pdma_remove(struct platform_device *pdev) > return 0; > } > > +static const struct sf_pdma_driver_platdata mpfs_pdma = { > + .quirks = PDMA_QUIRK_NO_STRICT_ORDERING, > +}; > + > static const struct of_device_id sf_pdma_dt_ids[] = { > - { .compatible = "sifive,fu540-c000-pdma" }, > - { .compatible = "sifive,pdma0" }, > + { > + .compatible = "sifive,fu540-c000-pdma", > + }, { > + .compatible = "sifive,pdma0", > + }, { > + .compatible = "microchip,mpfs-pdma", > + .data = &mpfs_pdma, > + }, > {}, > }; > MODULE_DEVICE_TABLE(of, sf_pdma_dt_ids); > diff --git a/drivers/dma/sf-pdma/sf-pdma.h b/drivers/dma/sf-pdma/sf-pdma.h > index 5c398a83b491..267e79a5e0a5 100644 > --- a/drivers/dma/sf-pdma/sf-pdma.h > +++ b/drivers/dma/sf-pdma/sf-pdma.h > @@ -48,7 +48,8 @@ > #define PDMA_ERR_STATUS_MASK GENMASK(31, 31) > > /* Transfer Type */ > -#define PDMA_FULL_SPEED 0xFF000008 > +#define PDMA_FULL_SPEED 0xFF000000 > +#define PDMA_STRICT_ORDERING BIT(3) > > /* Error Recovery */ > #define MAX_RETRY 1 > @@ -112,8 +113,13 @@ struct sf_pdma { > struct dma_device dma_dev; > void __iomem *membase; > void __iomem *mappedbase; > + u32 transfer_type; > u32 n_chans; > struct sf_pdma_chan chans[]; > }; > > +struct sf_pdma_driver_platdata { > + u32 quirks; > +}; > + > #endif /* _SF_PDMA_H */ > -- > 2.34.1 > > > _______________________________________________ > linux-riscv mailing list > linux-riscv@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-riscv