Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) client-ip=23.128.96.38;
Message-ID: <94113169-710b-4088-a2d0-ad70842bb887@wolfvision.net>
Date:   Thu, 26 Oct 2023 12:35:29 +0200
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 2/2] dt-bindings: rtc: nxp,pcf8563: add hiz-output
 property
Content-Language: en-US
To:     Alexandre Belloni <alexandre.belloni@bootlin.com>
Cc:     Alessandro Zummo <a.zummo@towertech.it>,
        Rob Herring <robh+dt@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Conor Dooley <conor+dt@kernel.org>, linux-rtc@vger.kernel.org,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org
References: <20231024-topic-pcf85363_hiz_output-v1-0-50908aff0e52@wolfvision.net>
 <20231024-topic-pcf85363_hiz_output-v1-2-50908aff0e52@wolfvision.net>
 <20231025222327c0b5d460@mail.local>
 <2f17c031-30f6-4242-b2a1-1628402b3091@wolfvision.net>
 <1c4a6185-fe09-45d1-900a-10abf48e3fc9@wolfvision.net>
 <20231026005008b8255799@mail.local>
 <8fec6c89-548b-43b5-8361-869663a58573@wolfvision.net>
 <202310260956166bdcb845@mail.local>
 <d3dcb034-f589-41bb-8a67-1de8ce51db8c@wolfvision.net>
 <202310261021467b56f131@mail.local>
From:   Javier Carrasco <javier.carrasco@wolfvision.net>
In-Reply-To: <202310261021467b56f131@mail.local>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?cHNmblA3RzhBTk54elN1YUpRM2hENDBOMXcxaktXMUxkZ3hhaEo4aFNSL01m?=
 =?utf-8?B?OFVQY1JzaVFCUTNDcS83TkV5K25mQ0FnWGlMRndXQ0hULzd5QXU2d2FHc3pQ?=
 =?utf-8?B?NzVFb1JBVm5MckpDc1lUMllOMytBNTBycFE5TFVPemJKNDlOR3lPWXF2eTBl?=
 =?utf-8?B?ak1WdTJ3R3JhckpPUC9tM1VOOTNxS1RRQjgyMjNqVUduV0o0eTZ0Qjh1aHhO?=
 =?utf-8?B?TWszc2daWXJ2SW91cTIxM0Q0YlphTEZvc1VNYklpM2tVd0VrYnpvcTZkdnB0?=
 =?utf-8?B?aDA5eks2NVl0YVBsbDdNVk9hVDk0Y0R0K1hrQTBLdldNM1ppWnIybXdOU0VY?=
 =?utf-8?B?dFp1ang3SEY3MDN4SjVBWGxlaHRUb0ZiOFJZOGZaclFwVXhQbERGY01LM3Fz?=
 =?utf-8?B?U0xmckU5TFJvWmtNUU5oSjFaVjA3Smk0SStXWXdRbUN4OU5YMHhmQzFuMVkv?=
 =?utf-8?B?MHFBaUI4T2l1VzZ2d0s4bFhkV0JHK1NZVlh1emJGVldVQ0JsbFFJdTJjSTEz?=
 =?utf-8?B?bHVYTzJYU0NWMGQ3V0xOeVRVTEJ3RVovdUtVbmlTaWh3N2s1bDVrNU43NWJ4?=
 =?utf-8?B?NjF2VXlJOVEvRUsreERxVGk3Q1RZUjZXRGx0clpNSTc3aDdpYnhrWUVHWi9z?=
 =?utf-8?B?RGhpVWJRUmR5dnlPK2JZeGJJc25OU2UwVzA0WWZXc2JLSXhuUmFuLytvd0No?=
 =?utf-8?B?d3l4ejdqdER5dFAxWjQ2WERlNWE1TmtRVSs1Nk1GMGtwUlF6ZHZkQVQ5dTgr?=
 =?utf-8?B?SzZMYnlBZlZheFpiUW9SU3hXdnZmWDZPQlZXV0t4Wkc1MitncFVGU1FScDRD?=
 =?utf-8?B?VkUxZk1UNlBBVGpSRVNLbktwM2ttRWExdGJBUGJYM0pVdXRsald2a0JPY0tr?=
 =?utf-8?B?NitYMkpmZ2EweEF5bnRQaStCVXpXZnRSdTh6QlNxajlQdEU2TDJrVXR3ZXlu?=
 =?utf-8?B?b3MzWitCOVhBT1RZRzBmVDV0ZUdES2VPUy83SmRHTHlBMmJhaWVxNXVQYVNP?=
 =?utf-8?B?Q21EK3d6cmxpSk1kSENyNlVGQUJSSTFUKzJWdFUxRWxxNmM2eSs2VWlwUlF1?=
 =?utf-8?B?Wm92WFg0UkF1RnNJSEp3NDI2NURjdWwzNmZ6RzVIeXhGbHVMS1FVRk5BY0M3?=
 =?utf-8?B?Mnh2TTFudGwvL1c5UFZvbSt2VDMrbFZLdXB1dU1BYXVxL0pQNjVNbnlIclZL?=
 =?utf-8?B?UjcyUjNOQnBtR3p6dDhXYjlzYWsrdUlmNmJ0STh3ZEZmbzdhdlg2UkxvTUZs?=
 =?utf-8?B?TjB3OWNLZVlNVjBZZ21iZUpneXdXMHU2VWdteWxWOSt0WGQ4am5HLzlteGp1?=
 =?utf-8?B?YU9hQ1lHSjgrRStxRlJWaFFRaVZkM00rYWcvUFJXOE11dTdOUmRGczdhS1BJ?=
 =?utf-8?B?d20rUmxrOHJSOUduS1BvOHBaTDdISG5VcnRNRGRkY0R3cnVEOGxWMWRPcTBr?=
 =?utf-8?B?RllqYXVjSmp6U29PKzd0YUlmL0xia2M2NVpGMnYyRlZSbHkyS0hBV0xBUFNl?=
 =?utf-8?B?U0wxQ1NZdG5XbHp6UXoyeTU0a3MxSXh1UlZ3bHRaakVKdVV6dCtJZ2tNb3I5?=
 =?utf-8?B?M3Y3aFJ4SGw5U1MyRFBsYUd6aTluVmlGVVYyNHZWMXZ4Smh5UVlWWFdKWDVN?=
 =?utf-8?B?MnlLMzVqL01vckFhVmo0Qjd5d3JzRUZPdmJZYktrTjBGNUp1MmlISEJjRklD?=
 =?utf-8?B?OVpGWjhUUUNSQjFJUDZuLzg4SWhBVC93dE1yTStqdFdYbWVLendsSm1kUGUv?=
 =?utf-8?B?M25tM2dXZS9QQTd2L0FMM29oQk1wQXZRUDN5U3FUQmwyOEdpSU9YdUpvZ3Jl?=
 =?utf-8?B?OTFGMUJFc2lvYWM4c29NY3RhT2U1RUkvV3ZsNCtRV0Z2V29MODdab3BQUHMr?=
 =?utf-8?B?UzJoN2NqQnUveWM0ZytLT2tocG9ud1BmdkJzaEQyU3YrUGt2czFkYXQ5aXVx?=
 =?utf-8?B?YW9MR3RmZUpsbGo5NWpETSsxRWIrMkVLeTNXN2JWellsSWxZc01ZNmVsb1No?=
 =?utf-8?B?VVhHSVVZdmhxLzBVSVJDNWh4djhZYnY4UnRsK2pmdDFYNkRwQnRKYTYrZkwr?=
 =?utf-8?B?WUNNVWtKTjI2Q21qbkZiZnpLTjlnYU9ZS3dRbktKMFYxZ0hCT2gvbTBXM2Fa?=
 =?utf-8?B?MVA4T3VveTF1SXFSQ2lERjgwRG4vTHVkWVBSaEo1ZW5vaEtIelJDQThWWmZU?=
 =?utf-8?B?VG5reXVKMmd4VWk4N3gyaGdUSDVHUXpIZE1QbWhQWVMvUGhOcXJHOW1pZFdE?=
 =?utf-8?Q?Eaw3gSFcw2dtjUdAe5ChJefyD+IGAZjPUOG9Dnnk18=3D?=
X-OriginatorOrg: wolfvision.net
X-MS-Exchange-CrossTenant-Network-Message-Id: 80d3aea8-7288-4503-d7ba-08dbd60f4793
X-MS-Exchange-CrossTenant-AuthSource: VE1PR08MB4974.eurprd08.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Oct 2023 10:35:31.9004
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: G4Rhuu2arZRweZJdcHGR9EcJJLJHnYGXk0frjc/Tc6ESD/7uLoCFkEMbER735f7TLnN4AuNZog6Wy3qVBQjYdte9+0QOCOvj92Yk3sEgbmQ=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA6PR08MB10624
X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,
	SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no
	version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Thu, 26 Oct 2023 03:36:19 -0700 (PDT)

On 26.10.23 12:21, Alexandre Belloni wrote:
> On 26/10/2023 12:13:23+0200, Javier Carrasco wrote:
>> I want to model the INTA pin as a clock source that only should run in
>> sleep mode because its clock is only used in that mode. Therefore I want
>> the pin to stay in hi-Z during normal operation.
> 
> Can you disclose what is the user of the clock, do you have a driver for
> this device?
> 
It is a Rockchip PMU through its CLK32K_IN pin. I can't disclose the
exact model (yet) though, but the use case is that the PMU can run with
the RTC clock connected to that pin in low-power modes.
That pin is configured in the proper mode and maybe it could be
configured differently with pinctrl in "default" mode, but the RTC INTA
would still output the clock, which is what I want to avoid in this
particular case.
I just want to stop the clock at the RTC end i.e. write PIN_IO_INTA_HIZ
into the PIN_IO_INTAPM.
>>
>> I do not want to get any interrupts from the INTA pin and the battery
>> mode indication is not relevant for me either. I do not know the CCF
>> mechanism in other RTCs though, but I think that the hi-Z mode
>> accomplishes exactly what I described.The assumption about the battery
>> mode is therefore beyond my knowledge, but my first reaction is that we
>> already have the hi-Z for that.
>>
>> So in the end I just need a mechanism to configure INTA as hi-Z, which
>> the driver still does not support. There is another application where
>> the clock output is not required even though it is physically connected,
>> so hi-Z is again an interesting mode and the battery mode would be
>> available if it ever becomes relevant for anyone.
>>
>