Received: by 2002:a05:7412:a9a2:b0:e2:908c:2ebd with SMTP id o34csp1016218rdh; Fri, 27 Oct 2023 02:08:47 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEjl36CvlxNaZsBu65DjkI4K5bEqVAUO9U/LCeTbJnlNU1LzfXg1ZG5KdS/xhMYR9SNFHDt X-Received: by 2002:a25:db8f:0:b0:d78:3b67:ef3 with SMTP id g137-20020a25db8f000000b00d783b670ef3mr3906115ybf.12.1698397726957; Fri, 27 Oct 2023 02:08:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698397726; cv=none; d=google.com; s=arc-20160816; b=tp5tXQN1dHbK9pCLbqVnc/HJr8l8szZ8N7UqrxBtxncU98v3pjQMHNslrHxt8FnQi8 8F7UHnvxZPwh8scSuLqUp/VRmJ9dEHKku4EaVUvaansNwUTvZ7GTzf4d9gKtgkayNCCQ JMLsVw2XyAbTNPbBAyk/gsfXYucXX4EgseUhoOakCDvyrkwaUNqO4NDi2L+Dcej0xWva P+I+M8mQ+bce6kMnVswhbpN+r65pvHeOtTiTwUL3CGuSsCkvVn7DHHWGxIyhMZxxc2xc zI1+WNWxbUJvrXBK6ZD/sTsQwma1M2/GS/yG0AJNig7g3ARYujj3y+MI4409qKfSJjdS SW+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:references:in-reply-to:subject:cc:to:dkim-signature :dkim-signature:from; bh=2Mik8A9xbm7B9NaPlH1OFdo3giewagd8ozyvOVETdeM=; fh=HQyuplr1zfPSoOLD5aXlLYofbtqomEagTKqCloYfuL8=; b=n8BUZR52tHS60ozimSO+MgcwDvEXcTJC5R7BSFFfprorhKn7JeQ66RDkzC0MWC8coR gEQGJPNYfIbGuLPp4TPx+gYLECJUqSW2tgvIAv31EX53Uxz/vaQcxM/7sM9LPHcP9COn CpVlwSbFkm9hVcgEr0XOocVHjA41xLxvVemxvyM0al0Nz+KE+8+Ap06C0UpSM1W+jAd6 Kr/tVKDyR78AVoKIFqgWBKZZqEfwXMFTjO+ogHFJfsGZloqr5hDXiJFZy8nqAYXFoH/P JbdP8TJEWZ8oQw2i+RCDC/cAtwU4GISJUyQRHrZSNXirU6OkSPqzMUVI7E18+yRvIZLM JTkw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=xEGfJtTX; dkim=neutral (no key) header.i=@linutronix.de header.b=JX0juIhh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from groat.vger.email (groat.vger.email. [23.128.96.35]) by mx.google.com with ESMTPS id g186-20020a2520c3000000b00d9cba33b88dsi1488298ybg.67.2023.10.27.02.08.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Oct 2023 02:08:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=xEGfJtTX; dkim=neutral (no key) header.i=@linutronix.de header.b=JX0juIhh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 3D2AE829D9A1; Fri, 27 Oct 2023 02:08:44 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231372AbjJ0JIg (ORCPT + 99 others); Fri, 27 Oct 2023 05:08:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60084 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230101AbjJ0JIf (ORCPT ); Fri, 27 Oct 2023 05:08:35 -0400 Received: from galois.linutronix.de (Galois.linutronix.de [IPv6:2a0a:51c0:0:12e:550::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B95C393 for ; Fri, 27 Oct 2023 02:08:33 -0700 (PDT) From: Thomas Gleixner DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1698397712; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=2Mik8A9xbm7B9NaPlH1OFdo3giewagd8ozyvOVETdeM=; b=xEGfJtTXcMzSiccUwqeK/tNw8/5AtkrWY7H7wCbleDmqjUbjUyWSm37sDkBDPnuujLAXg6 1xR24zmkvIgwnyykSd/LENC/6QDTGVJMH2OUssdRYgJqgLWVhXRaEpBPTKJvLYYryFcWLM UMfF2ha+Hooh7wjvM7AFGbxhqQgIeVjprhG5+ErRqE+3n8P7sgSNXVzjzXsPeJMlGh1DuH 9z11mifRop85mU0AWUix2a9+UUqz6wyiRrohOe/w4i77a2chv1IlKms9eLQR1EwVwsDH2n 9pEsk1IVvVXNV0ugaIrAeaYZfih8Eb1Zz20bkD2GSYHXZFFyuNHrlMuUzSK65w== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1698397712; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=2Mik8A9xbm7B9NaPlH1OFdo3giewagd8ozyvOVETdeM=; b=JX0juIhhEDJ22N56IbsoZOOAgusFUAxt9RwDw1vEfT7BD9S5G0X4wTe4PBwPy/gsjsMrP6 cb3zmhobY/M62HDQ== To: Anup Patel Cc: =?utf-8?B?QmrDtnJuIFTDtnBlbA==?= , Anup Patel , =?utf-8?B?QmrDtnJuIFTDtnBlbA==?= , linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, x86@kernel.org, Marc Zyngier Subject: Re: [RFC PATCH] genirq/matrix: Dynamic bitmap allocation In-Reply-To: References: <20231026101957.320572-1-bjorn@kernel.org> <87a5s5z44x.fsf@all.your.base.are.belong.to.us> <87fs1x3re9.ffs@tglx> Date: Fri, 27 Oct 2023 11:08:32 +0200 Message-ID: <87sf5w301b.ffs@tglx> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Fri, 27 Oct 2023 02:08:44 -0700 (PDT) On Fri, Oct 27 2023 at 10:01, Anup Patel wrote: > On Fri, Oct 27, 2023 at 4:47=E2=80=AFAM Thomas Gleixner wrote: > We have three types of MSIs on RISC-V platforms: > 1) PCI MSIs (handled by the IMSIC driver of the RISC-V AIA series) > 2) Platform MSIs (handled by the IMSIC driver of the RISC-V AIA series) > 3) Wired IRQs converted to platform MSIs (aka wired-to-MSI bridge, which > is handled by APLIC driver of the RISC-V AIA series) > > The RISC-V AIA series needs the generic IRQ framework changes > related to #2 and #3 (above) from your series hence my suggestion > to rebase on your series. > (https://lore.kernel.org/all/20221121135653.208611233@linutronix.de/) > > Is there a way to have your genirq changes merged before all ARM > drivers have been moved to the new programming model ? > OR > Any other way to deal with this dependency ? I'll have a look at this maze again and see how that can be separated from the ARM pile, unless you beat me to it :)