Received: by 2002:a05:7412:a9a2:b0:e2:908c:2ebd with SMTP id o34csp1115111rdh; Fri, 27 Oct 2023 05:22:37 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGkI9Abq5nxs8Yj6nUXw/U2+ySJ4fGwOhHFY3vRAchlCxKnCjKIvrKN/7HMm1bz4GGpvORN X-Received: by 2002:a81:ac23:0:b0:5a7:dbd1:4889 with SMTP id k35-20020a81ac23000000b005a7dbd14889mr2538427ywh.2.1698409356880; Fri, 27 Oct 2023 05:22:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698409356; cv=none; d=google.com; s=arc-20160816; b=M+CupoUddsO8uRCO9HwS2fDVuWmKoxFVwt9l5Nhn70cVj61nPFWHg+OBF8B6UA5TcQ rL1AWIZQht3of6fjIH0i836Z49WRlmBgVB59eQjbaHYH/cwHCnbfA+/u6NPJ5rgnhZIY tHwJja+7IXUVEQkXAIP/Weof5Jz8Ag7LTg2ffwXkTfrDMhPIlHlCTfVmb//U040yBhYQ snL2Zh6+Ej/4xVkDqXOPvHCMDMibaH6R8q/vTniVWRUCawlI+ICU9kqEH3f9d8jgk2iL 9fmvstNv85tmQbPQ/s5GzLX8TGiH6HN32nuMcCa6UQqBpLr0ErxXKJXcDYCEJi7tkwH5 bwcQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=nLCjmd0TJQr4quQ30wtU8+0Tv/gGwL6XgMTgPOt2Zow=; fh=0BwBem9RZpQ35XFRlHREsROq2E9ogfMk3ofWXFdBv7M=; b=pc/Y/VfsgKZanvZkfrgPJLVLpa35NbhDElY3drtL/SWO3vGtZWLgVpNpzIcRqU3eIC ZYjgTXrcfHwNwbs9P2OvpX7K+X36uus31uQsExpOUvPypWuySPBA8vfGTJiJtSgk675V wtqj6Oct/BcWyVCiYL6hZbUw8/e9NZlp2Nn2zfUs00hRKpfr7i1PZXv5xSC2hNXuyjZL FGTcj2Twq3kgHt2SkeAzQ52C6/Tf6YKsq0fcTKsMvvj9BjmPdPXGYkCjyBJmKPxuLyqV G9d1PoG7D07Tu8HSpNSzDqd6X9Qq7fFfLFsF0V32VSTEr+Po+zJejRqUnGGb1AtCcfGV kAEQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20230601 header.b=KTA7CCxh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from groat.vger.email (groat.vger.email. [2620:137:e000::3:5]) by mx.google.com with ESMTPS id k64-20020a819343000000b005a7cd9d9d38si2578935ywg.376.2023.10.27.05.22.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Oct 2023 05:22:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) client-ip=2620:137:e000::3:5; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20230601 header.b=KTA7CCxh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:5 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 5A1BF8318064; Fri, 27 Oct 2023 05:22:33 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345796AbjJ0MWV (ORCPT + 99 others); Fri, 27 Oct 2023 08:22:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57022 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345420AbjJ0MWU (ORCPT ); Fri, 27 Oct 2023 08:22:20 -0400 Received: from mail-pl1-x635.google.com (mail-pl1-x635.google.com [IPv6:2607:f8b0:4864:20::635]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CADB1FA; Fri, 27 Oct 2023 05:22:17 -0700 (PDT) Received: by mail-pl1-x635.google.com with SMTP id d9443c01a7336-1bf55a81eeaso16510785ad.0; Fri, 27 Oct 2023 05:22:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1698409337; x=1699014137; darn=vger.kernel.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=nLCjmd0TJQr4quQ30wtU8+0Tv/gGwL6XgMTgPOt2Zow=; b=KTA7CCxh4vzkcl+LcUM0kLrRaLw7NzSUCT2HWPY03b45/Cc3qxlF8f556Pu90C4vp3 yx6O3kQx1XcQMfPZ467PDHaKUgx9t863bD5TSpCMhu1aqqamggD9HP3EfgNMJFnxVrQa ZMlgOrSB+Fwmy/s/u9HQuWbrbcf9gMVwRDRlFYZ6q419NPNrFeCin3cXbC+umIi6AksW rwTePu5SvQ1aOKedo0uTxUiiGzdkJganbk8ZrG3+r4In+xZ0sqEjYQGhe1+kqFjD7U83 1FPmxsjPLZulRgXSoEu1bFsjHLUK1xdpZyRxb1AWTmXB7Sc9cyGLUEzUWWJ+KZ7vX5hm YFeA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698409337; x=1699014137; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=nLCjmd0TJQr4quQ30wtU8+0Tv/gGwL6XgMTgPOt2Zow=; b=W+eImAkUE2miwc9RgGhGvhbv0v5KBnji70+0nYXZpAC8a4NlO/PCa+bQhXxhjbYGDv IrufNOFR2r440QpElDawXXA1gcMsAx/JmaslOQIOynhqVMG2ErBmcWqu5PFeI7IG0eSp E+TomaUFuMmd77V0aVcB2E6rNBCDmAwZ6Klg8JAFD0xsX574ygn/dVBCarWjQLkAXzuv q2lOu0qAGNjbPPItBtWf9wh7aVudjsT0fOpVCL8KGi8ZyOOBn9xzkDHd6yLqpTuHGq/x vIM8q9OHCBHYtmjbnTo2SVHg/GttI7a1icMVbCeigSdH0tVOGqpMqcDekbJvLyMppTed TGAA== X-Gm-Message-State: AOJu0YxvYcm3bpiP0xt7+ZsOJRdiDOLrxxELgyAYmJCqywSWXSzHejv/ 9JjqddxvDaZc/CEyZglXonc= X-Received: by 2002:a17:902:e850:b0:1c9:dd73:dc9e with SMTP id t16-20020a170902e85000b001c9dd73dc9emr2890723plg.44.1698409336972; Fri, 27 Oct 2023 05:22:16 -0700 (PDT) Received: from thinkpad ([120.138.12.43]) by smtp.gmail.com with ESMTPSA id 5-20020a170902c24500b001c5d09e9437sm1434277plg.25.2023.10.27.05.22.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Oct 2023 05:22:16 -0700 (PDT) Date: Fri, 27 Oct 2023 17:52:09 +0530 From: Manivannan Sadhasivam To: Konrad Dybcio Cc: Manivannan Sadhasivam , Manivannan Sadhasivam , Dmitry Baryshkov , Can Guo , quic_nguyenb@quicinc.com, quic_nitirawa@quicinc.com, martin.petersen@oracle.com, linux-scsi@vger.kernel.org, Andy Gross , Bjorn Andersson , "James E.J. Bottomley" , "open list:UNIVERSAL FLASH STORAGE HOST CONTROLLER DRIVER..." , open list Subject: Re: [PATCH 2/6] scsi: ufs: ufs-qcom: Add support for UFS device version detection Message-ID: <20231027122209.GA17527@thinkpad> References: <6055cd57-4de7-4b7e-a4f3-68a7de1aef28@linaro.org> <6225a132-4b7f-bbb4-e863-4e62b99dd79d@quicinc.com> <31823dc4-6f50-435b-9a20-66471209ec31@linaro.org> <1413119B-8B9C-4DE4-A086-476B2BAA60AD@linaro.org> <20230919120829.GB4732@thinkpad> <20230920102327.GH4732@thinkpad> <20231018124741.GA47321@thinkpad> <3109efe2-120b-447b-ae7d-16f03e3dc3a6@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <3109efe2-120b-447b-ae7d-16f03e3dc3a6@linaro.org> X-Spam-Status: No, score=-0.6 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_HELO_NONE, SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Fri, 27 Oct 2023 05:22:33 -0700 (PDT) On Thu, Oct 26, 2023 at 09:31:31PM +0200, Konrad Dybcio wrote: > > > On 10/18/23 14:47, Manivannan Sadhasivam wrote: > > On Wed, Sep 20, 2023 at 12:23:27PM +0200, Manivannan Sadhasivam wrote: > > > On Wed, Sep 20, 2023 at 01:27:59AM +0300, Dmitry Baryshkov wrote: > > > > On Tue, 19 Sept 2023 at 15:08, Manivannan Sadhasivam wrote: > > > > > > > > > > On Fri, Sep 15, 2023 at 05:31:45AM +0300, Dmitry Baryshkov wrote: > > > > > > On 11 September 2023 13:02:50 GMT+03:00, Can Guo wrote: > > > > > > > > > > > > > > On 9/11/2023 5:46 PM, Konrad Dybcio wrote: > > > > > > > > On 11.09.2023 11:42, Can Guo wrote: > > > > > > > > > Hi Konrad, > > > > > > > > > > > > > > > > > > On 9/11/2023 5:17 PM, Konrad Dybcio wrote: > > > > > > > > > > On 11.09.2023 07:59, Can Guo wrote: > > > > > > > > > > > From: "Bao D. Nguyen" > > > > > > > > > > > > > > > > > > > > > > Retrieve UFS device version from UFS host controller's spare register > > > > > > > > > > > which is populated by bootloader, and use the UFS device version together > > > > > > > > > > > with host controller's HW version to decide the proper power modes which > > > > > > > > > > > should be used to configure the UFS PHY. > > > > > > > > > > That sounds a bit fishy.. is there no bootloader-independent > > > > > > > > > > solution to that? Can't we bring in the code that the bootloader > > > > > > > > > > uses to determine these values? > > > > > > > > > > > > > > > > > > > > Konrad > > > > > > > > > > > > > > > > > > Agree, it is. > > > > > > > > > > > > > > > > > > > > > > > > > > > All these complexities come from one request from PHY design team - power saving. > > > > > > > > > > > > > > > > > > And to achieve power saving, Qualcomm UFS developers are requested to use the > > > > > > > > > > > > > > > > > > lowest hanging PHY settings which can sustain the Max agreed HS Gear (btw host > > > > > > > > > > > > > > > > > > and UFS device) during UFS's lifecycle in High Level OS, whereas the power saving > > > > > > > > > > > > > > > > > > request does not apply to bootloader, which works for only a few seconds during > > > > > > > > > > > > > > > > > > bootup. Hence, there is no such version detect code in bootloader - it just uses the > > > > > > > > > > > > > > > > > > highest PHY settings to configure PHY, boot up UFS and put UFS device version in this > > > > > > > > > > > > > > > > > > register. > > > > > > > > First of all, your email client seems to be inserting 2 newlines > > > > > > > > instead of 1. If you're using thunderbird, you may want to edit: > > > > > > > > > > > > > > > > mail.identity.(default or your mail identity idx).default.compose_html > > > > > > > > > > > > > > > > to `false` > > > > > > > > > > > > > > > > and add that to your internal wiki page, as I see many @quic folks having > > > > > > > > this issue. > > > > > > > > > > > > > > > > > > > > > > > > Going back to the main topic, I don't think we understood each other. > > > > > > > > The commit message states: > > > > > > > > > > > > > > > > > > > > > > > > "Retrieve UFS device version from UFS host controller's spare register > > > > > > > > which is populated by bootloader" > > > > > > > > > > > > > > > > > > > > > > > > Which means the bootloader is able to somehow determine the value > > > > > > > > that's in the spare register and write it there. > > > > > > > > > > > > > > > > I'm asking whether we can take the logic behind this value and > > > > > > > > move it to Linux so that we don't depend on the bootloader to > > > > > > > > guarantee it (e.g. Chrome or some other devices with more exotic > > > > > > > > fw may not work this way). > > > > > > > > > > > > > > > > > > > > > > > > Konrad > > > > > > > > > > > > > > > > > > > > > There is no logic behind this value at all in bootloader, as I explained, after bootloader > > > > > > > > > > > > > > initializes UFS, bootloader simply reads UFS's device version (the value you are referring) > > > > > > > > > > > > > > and write it to the register. But in Linux kernel, we need (or want to know) this value > > > > > > > > > > > > > > BEFORE we initialize UFS host controller (and UFS device). > > > > > > > > > > > > Depending on the bootloader behaviour is not an option. For example the kernel might be started via kexec. Or via u-boot. Or grub. Or any other bootloader. So please duplicate the logic to read the UFS version instead. > > > > > > > > > > > > > > > > As Can said, there is no logic in the bootloader. What it does it, after doing > > > > > the UFS initialization, it writes the agreed gear (between host and the device) > > > > > to this register. And in linux, we use that value to initialize the device > > > > > (i.e., not doing init based on the min gear). > > > > > > > > > > But the important factor here is that, we use this gear value to program the PHY > > > > > init sequence. So if there is no hint from the bootloader, linux will program > > > > > the min phy sequence (G3/G4) and then once the gear scaling happens, it will > > > > > program the max phy sequence (G4/G5). > > > > > > > > > > Now on recent platforms, the init sequences are not compatible with each other > > > > > i.e., once the min seq. is programmed, then before programming max seq. the > > > > > registers not common to both seq. should be programmed to default value. In > > > > > other words, min seq. specific registers should be reset to the default value. > > > > > Otherwise, there will be stability issues in the PHY. > > > > > > > > I see nothing wrong with adding 'default' register programming to the > > > > gear tables. If we have to reset them to the default values to switch > > > > the PHY settings, these writes must be a part of the corresponding > > > > tables. > > > > > > > > > > Yep, that's what I initially proposed. But Qcom wanted to avoid the cost of > > > programming the reset tables in the PHY driver. > > > > > > Can, could you please check if programming the additional sequence doesn't cause > > > any power/performance effect? > > > > > > > I'd like to simplify this conversion as there has been some misunderstanding. > > > > First of all in linux, while probing the UFS device by the host controller, it > > needs to use _some_ gear. So far we were using HS_G2 as that gear and using the > > PHY init sequence of G3/G4 depending on the SoC. We do not need to use G2 init > > sequence because, there are only 2 init sequences available for any SoC and > > since the init sequences are backwards compatible, we mostly use the min init > > sequence, G3/G4. Even though this incurs slight power consumption during boot, > > the ufs host controller after probing the device will switch to max gear > > supported by both entities. If that max is G4/G5, then the respective init > > sequence will be programmed again. > > > > Now the issue is, for the automotive usecases, switching the gears 2 times > > during boot is affecting the boot KPI (Key Performance Inidicator). So the UFS > > team came with the idea of populating a spare register in the bootloader with > > the max gear info that the bootloader has already found out and using the same > > in the linux for first time itself. This helps linux in using a single gear > > during probe time. > > > > This is what this patch is doing. If for some reason, that register is not > > populated, then we default to the existing G2 gear and do init twice as the > > driver is doing currently. > > > > I hope this clarifies the intention of this patch. > Yes I understand this, but I am not sure if such tricks should make > it upstream.. They depend on specific firmware (unrelated to the hw > block itself) and only exist to improve boot times. If the firmware > requirement was not at play, I would have no issues with this. > I do not see any issue with depending on firmware writes to spare registers. As I said, if that is not available, the patch will use the existing semantics. There is no rule that says that the driver should _only_ depend on register values populated by the hw. There are drivers in kernel that rely on firmware configuration of registers. For instance, BIOS may write to any PCIe config space registers and PCI core will happily honor them. I do not see any difference between that and what this patch does. - Mani > Konrad -- மணிவண்ணன் சதாசிவம்