Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) client-ip=2620:137:e000::3:2;
From:   "larry.lai" <larry.lai@yunjingtech.com>
To:     lee@kernel.org, andriy.shevchenko@linux.intel.com,
        linus.walleij@linaro.org, pavel@ucw.cz
Cc:     linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,
        linux-leds@vger.kernel.org, GaryWang@aaeon.com.tw,
        musa.lin@yunjingtech.com, jack.chang@yunjingtech.com,
        noah.hung@yunjingtech.com, "larry.lai" <larry.lai@yunjingtech.com>
Subject: [PATCH V7 0/3] Add support control UP board CPLD/FPGA pin control
Date:   Tue, 31 Oct 2023 09:51:16 +0800
Message-Id: <20231031015119.29756-1-larry.lai@yunjingtech.com>
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?5Wy+0Ep1ROCA5EyVJ45+rg8c61LgQwGJEBDJGg/6Zw1GV3OIuM4i+i4nJsKq?=
 =?us-ascii?Q?8xmsOpycGv59mjOX1eIdshq0o3KhjjLhPo/enYxGzNeYsasYbQqgjegrkMJD?=
 =?us-ascii?Q?jmvy/O74GePjPvtixLfmVTTyOkESMFp7LuDMmkt1o1rfnxT5RKSVKX3ioOcs?=
 =?us-ascii?Q?07/RRC/aZtL3vW45LwaIwhExexj17Tfari8oEjsPV4Emwin0wN/wjdUZ0SCT?=
 =?us-ascii?Q?SFJoLgdkIFbzjTuXy9gn6JrQ4t5KCms+idHfp/knvE2OaWP2ji4deI5HplJd?=
 =?us-ascii?Q?JeC8EwRVOBG700uB7WFau3qzIgu35j/GEIJp9NK6zejQaM/rLefm7tDsinp3?=
 =?us-ascii?Q?vGnd9XfiIdS6GrlPfxiUSH9ZG7UMKMTo7yLuU38xOGm2PtzuFZtadzrjQs1b?=
 =?us-ascii?Q?++zm2HarcdEOj4YK/NCNMeoO4jMpbJ6zlX57IKGTEh9MDqM1zbTMhTgvzNd8?=
 =?us-ascii?Q?sRFAhvpcYW3jbN8CnZKLGaa9Ps0a+LpED0tDUpv71u1QU2ohrRcEbeke8k7m?=
 =?us-ascii?Q?7DUle6FZ0zdu0OJyJHaB75CSsg542CY6c2z1iirx9VGcfS+vQUQ/YTIR6WEW?=
 =?us-ascii?Q?WXRF+q2TrIj7vZxWaD9iXGOwXhm0fGQAx0rrArJXfBj3W67Hzg5/mcUnk1EA?=
 =?us-ascii?Q?yqIDniW5NpDyKDwhWlkWvACTPV28ohFszbgnFfzm42KR483YOOEuD4M4r5gx?=
 =?us-ascii?Q?mgCZAyXQ390UgAH6rC/glWtHZfM57smrSg4mTViybI2IgrsJh9o77zn4NK7n?=
 =?us-ascii?Q?e90Lraytmu1Ec5QoKx1bTj2eNohkuepfCa6iqcxgePwK5fJyUH6Wc7j0y1R9?=
 =?us-ascii?Q?2MUhs18HaArGJlbsq1R15ACjhsMKH57dcxL+qG9d1sAawU0VMOwg6CvchXOy?=
 =?us-ascii?Q?QT4hR8PQHa9DvkYSSJAeIZ82mVOk5M1AdelYqzc+uq0ZgAfVD//Bokk4NuWK?=
 =?us-ascii?Q?ctdj/j5Sm5Ps3+UYkSfEkJ0/BS6d8qYGDpwiGK231WXbKmHwqAwAZx+MeXv+?=
 =?us-ascii?Q?gi1W/uXJgegKXaQTzqoJpdi+Kxo3OFpZEFo4RiOe6+r7yJgze5XHhLajAEkV?=
 =?us-ascii?Q?/9V12Uom11mI/7pgF8hp1wso8T3ZjmmxluaXZLD0TlpbWHc7QKsi4tpBclwD?=
 =?us-ascii?Q?7s/hwCDhehkZ7pNpWMc5JpYpf0nUucMn/9pfX80EmOFVeqC4FDK4mcEwDBOE?=
 =?us-ascii?Q?8P9wrfQUNPjXzJXXLjR2XaRC266cvEVCBMH2dLsYSNsWAXfET88GOSqf93Wd?=
 =?us-ascii?Q?rdAVKg8aEHmQl+93uVnmZlXyCYCPfZaXG/QZ1PfpvpMn4wJc4hdkQdACm3zI?=
 =?us-ascii?Q?+lENrdid5b8PwV8q5TGjB7f1dMfKlOVcEhJ80MgjsHXktYOnj4FkmqTPkYuR?=
 =?us-ascii?Q?GQZ1W2R/97HNagtqwgGvJ/EkedVwx5iLjFcBl7yHUPGm6qpkkm/nkl5KD3kX?=
 =?us-ascii?Q?puaDcQuy7rAHwCxaWCBH0foIQQGGLLfigEJvhh502qrXrMdK1TWIdYN+0NFr?=
 =?us-ascii?Q?R500gjXBSomi4tIMKiPxdw64DKSYvucGw+ALyaCxl4/IiPngZR3McvD8pTiM?=
 =?us-ascii?Q?fLCPuAQ0yUITq/j5AsqGAAAYmgynwO/htwTcPl6HjBWGvFuBw4F9SjnIddAx?=
 =?us-ascii?Q?ag=3D=3D?=
X-OriginatorOrg: yunjingtech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 3616a9ae-82da-4e2d-b852-08dbd9b3eb14
X-MS-Exchange-CrossTenant-AuthSource: SEYPR06MB6507.apcprd06.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 31 Oct 2023 01:51:37.2910
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: be2d5505-f7e6-4600-bbe2-b3201c91b344
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: CgM39mna2imRbmsNNQK0pPkjywl0k3Xztg5flXkv1n0vaF6HRaGSbHMUq5xmpJxpyUo529g9FlX17sNg9Qsh1FXrJ9V2RoYfs3rfwtMrJIc=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SEZPR06MB6926
X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable
	autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Mon, 30 Oct 2023 18:51:56 -0700 (PDT)

The UP board <https://up-board.org/> is the computer board for 
Professional Makers and Industrial Applications. We want to upstream 
the UP board 40-pin GP-bus Kernel driver for giving the users better 
experience on the software release. (not just download from UP board 
github)

These patches are generated from the Linux kernel mainline tag v6.0.

This is the PATCH V7 and fixed kernel test robot compiler warning and 
addressed Lee Jones review comments.

larry.lai (3):
  mfd: Add support for UP board CPLD/FPGA
  pinctrl: Add support pin control for UP board CPLD/FPGA
  leds: Add support for UP board CPLD onboard LEDS

 drivers/leds/Kconfig              |   10 +
 drivers/leds/Makefile             |    1 +
 drivers/leds/leds-upboard.c       |  154 ++++
 drivers/mfd/Kconfig               |   12 +
 drivers/mfd/Makefile              |    1 +
 drivers/mfd/upboard-fpga.c        |  404 +++++++++
 drivers/pinctrl/Kconfig           |   14 +
 drivers/pinctrl/Makefile          |    1 +
 drivers/pinctrl/pinctrl-upboard.c | 1390 +++++++++++++++++++++++++++++
 include/linux/mfd/upboard-fpga.h  |   62 ++
 10 files changed, 2049 insertions(+)
 create mode 100644 drivers/leds/leds-upboard.c
 create mode 100644 drivers/mfd/upboard-fpga.c
 create mode 100644 drivers/pinctrl/pinctrl-upboard.c
 create mode 100644 include/linux/mfd/upboard-fpga.h


base-commit: 4fe89d07dcc2804c8b562f6c7896a45643d34b2f
-- 
2.17.1