Received: by 2002:a05:7412:f589:b0:e2:908c:2ebd with SMTP id eh9csp95306rdb; Tue, 31 Oct 2023 01:35:05 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFYSuS5J/Ny6ZeBRWmo1aSz1qxnO9rIS6rnN2BNkjvgKzoxrpjGVxLcyzO9JQmVCtHl6whD X-Received: by 2002:a17:903:1cd:b0:1cc:58f6:5347 with SMTP id e13-20020a17090301cd00b001cc58f65347mr2706158plh.34.1698741305578; Tue, 31 Oct 2023 01:35:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698741305; cv=none; d=google.com; s=arc-20160816; b=DeGwUEhPKXM0OxsL8tVWRUm3WE1NwIRX2YpR+HwmHP0v+WRoCEhlDJJEB6Azz3ou7e CwrJW3Wa2mY/LcscewiTVah2bje9hkBrkNvCltekG7cGoHhu6LFVRDLFmSCUddsKQrNd 97ShK4DDmYmwj1L/MDbFbp59gWe13FxzgKYwA9xJ3+0IkVbeX9m93bhVY9t881ZgYetQ oLAIhqOGFTMt2WJN3dq/oaCzJyRedO8zRp5scbMjeNxevuf9o+bQ/V/yAC/WQ47DWYBh Eq5chq8gNaHRVG5yThQ+hNW9vJnsJAQTD1kNIo52gKOtJxxGg+iWV9CMAUGh4Hb5Qyhi t4CA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=LXiaxvzc+VKk9AXDACkXrguSN5q7SHGlOT4sgve/e1E=; fh=e0RlLHzlztEJgFr1G5iUAfmLhro7zrN0SmKLmnTwLIM=; b=Y+/cdRP0SpZEN3wu5Qe7rVDpoJtkhD0cPZF2viCaSQ7R+r4CShYiJhSdPFRSz6btWU i9iDefD26SJp3bvxc5XhwGRe9+GZ3HjbBwoUJaAjTKqnOeiEXmuXeXjjXyD8lTn+A8eY LNGPwrYBxgkdamKRWfAqVoHA6o5bfC395iaKSTs75JYwewViJrzLKGvPMHo7U9r3TTyu RgSJCJ5w2M8cCaSMRChzSHe2HN4dubQ0EVduewyl9FrLcjkho/WZgBPOt96wllC4DAKR 1cYFavFb0js5DDelzSAhQ/LgINCHgKw6zYHQiW6fjFwjPOPrePwK6YRRqf8vt/60yU9o tARQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=ECwD49Wz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from howler.vger.email (howler.vger.email. [2620:137:e000::3:4]) by mx.google.com with ESMTPS id k4-20020a170902d58400b001c60d334996si693232plh.622.2023.10.31.01.35.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Oct 2023 01:35:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) client-ip=2620:137:e000::3:4; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=ECwD49Wz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:4 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by howler.vger.email (Postfix) with ESMTP id E53C8803E5A6; Tue, 31 Oct 2023 01:34:55 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at howler.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235016AbjJaIe0 (ORCPT + 99 others); Tue, 31 Oct 2023 04:34:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56662 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233505AbjJaIeJ (ORCPT ); Tue, 31 Oct 2023 04:34:09 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 42CC1DE; Tue, 31 Oct 2023 01:34:06 -0700 (PDT) X-UUID: 3e32230a77c811eea33bb35ae8d461a2-20231031 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=LXiaxvzc+VKk9AXDACkXrguSN5q7SHGlOT4sgve/e1E=; b=ECwD49Wzm7PWyRrVS/PQYNbkBVL+tpercmCqC9Qc3zKM7bloM6yWCVXTx5KBe0TpCg8lw2wFGpXXko0WUua73+wXGJxae/Sv5qjWEvbQRD0P8B0yAK9hDqhMu05ExSSd+dqwmiOUls0/0OPZdpNW3TrgnQc8VIlN9SK71Xkja2k=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.33,REQID:6b3d628d-203d-49b2-b6dc-1c2160a7acb4,IP:0,U RL:25,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION :release,TS:25 X-CID-META: VersionHash:364b77b,CLOUDID:15dc85d7-04a0-4e50-8742-3543eab8cb8e,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:11|1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR: NO,DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_ULN,TF_CID_SPAM_SNR X-UUID: 3e32230a77c811eea33bb35ae8d461a2-20231031 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1456754478; Tue, 31 Oct 2023 16:34:01 +0800 Received: from mtkmbs13n1.mediatek.inc (172.21.101.193) by MTKMBS14N1.mediatek.inc (172.21.101.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Tue, 31 Oct 2023 16:34:00 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs13n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Tue, 31 Oct 2023 16:34:00 +0800 From: Moudy Ho To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , Mauro Carvalho Chehab , "Matthias Brugger" , AngeloGioacchino Del Regno , Hans Verkuil CC: , , , , , , "Moudy Ho" Subject: [PATCH v9 10/16] dt-bindings: media: mediatek: mdp3: add component TDSHP for MT8195 Date: Tue, 31 Oct 2023 16:33:51 +0800 Message-ID: <20231031083357.13775-11-moudy.ho@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20231031083357.13775-1-moudy.ho@mediatek.com> References: <20231031083357.13775-1-moudy.ho@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-AS-Product-Ver: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-AS-Result: No-10--6.907100-8.000000 X-TMASE-MatchedRID: OXh+vcntO3DoRPKKjGHPUxcqpH7D1rtQYKeVO7aMEHPfUZT83lbkEEd0 Rzx07LDV96TYN1fO8g6y9AsAxk+TJQAwGIAo3Shb71Wx2uUbPLdbAoaK+wS4jb/tumWFs8JC8d9 h5wsFXM+s/36SNdiq6M8pYJ542tkjEwj5hG6tMXhNVr4vdmCpzpsqkCVjbLpJZ7r/KVcDM0mjxY yRBa/qJV/Hpl/zcOjl5MIx11wv+COyO81X3yak8x4uuo1WVUkxS+p0vxASmp/BRuBLUPWnc5BLV z0tqf3b3DMtylo13n5+3BndfXUhXQ== X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-TMASE-Result: 10--6.907100-8.000000 X-TMASE-Version: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-SNTS-SMTP: 8D1C97DEE0CF6B664B7E7067CAF73D3C7415092A3BA249913508635E27186F652000:8 X-MTK: N X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on howler.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (howler.vger.email [0.0.0.0]); Tue, 31 Oct 2023 01:34:56 -0700 (PDT) Add the fundamental hardware configuration of component TDSHP, which is controlled by MDP3 on MT8195. Signed-off-by: Moudy Ho Reviewed-by: Krzysztof Kozlowski --- .../bindings/media/mediatek,mdp3-tdshp.yaml | 61 +++++++++++++++++++ 1 file changed, 61 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml diff --git a/Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml b/Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml new file mode 100644 index 000000000000..8ab7f2d8e148 --- /dev/null +++ b/Documentation/devicetree/bindings/media/mediatek,mdp3-tdshp.yaml @@ -0,0 +1,61 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/mediatek,mdp3-tdshp.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek Media Data Path 3 Two-Dimensional Sharpness + +maintainers: + - Matthias Brugger + - Moudy Ho + +description: + Two-Dimensional Sharpness (TDSHP) is a Media Profile Path 3 (MDP3) component + used to perform image edge sharpening and enhance vividness and contrast. + +properties: + compatible: + enum: + - mediatek,mt8195-mdp3-tdshp + + reg: + maxItems: 1 + + mediatek,gce-client-reg: + description: + The register of display function block to be set by gce. There are 4 arguments, + such as gce node, subsys id, offset and register size. The subsys id that is + mapping to the register of display function blocks is defined in the gce header + include/dt-bindings/gce/-gce.h of each chips. + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: phandle of GCE + - description: GCE subsys id + - description: register offset + - description: register size + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - mediatek,gce-client-reg + - clocks + +additionalProperties: false + +examples: + - | + #include + #include + + display@14007000 { + compatible = "mediatek,mt8195-mdp3-tdshp"; + reg = <0x14007000 0x1000>; + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x7000 0x1000>; + clocks = <&vppsys0 CLK_VPP0_MDP_TDSHP>; + }; -- 2.18.0