Received: by 2002:a05:7412:f589:b0:e2:908c:2ebd with SMTP id eh9csp95809rdb; Tue, 31 Oct 2023 01:36:19 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG2tkl0tX7oNT4esbIOaXtPUkcnYYs1NLsS9n3hniEbzxscSF4PWjp2ClTJOYC5b4fgDs6V X-Received: by 2002:a17:90b:3782:b0:280:735:bece with SMTP id mz2-20020a17090b378200b002800735becemr2779839pjb.16.1698741379453; Tue, 31 Oct 2023 01:36:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698741379; cv=none; d=google.com; s=arc-20160816; b=t077Tju7ekr0rhaSfnVamyMAAj8VfmiaW5aB1LJvhpPtUJuL7yYsVxtIMEv1xhvgqt yKzVjG4XiIHU+2gQ1I0zCJYgpoSnhPLO0GQspqpCSDZgG7Xr6gmAkpmkrKbDSVu7JE+s WR9Qm/lIayUr5aGlIwq65435v4fzGocRBhAibN4/f+VaZuDeuHsEtGSJTEtEwhj7b1lv lmF2zzuvCTU/bCxBGsPP+8K7hUQIqv1L4P14g1I7svGdl4LCSLcUmgS4kvuK1fqrYRLu 09fQ+j9aLItvw4sIoZkuvIXB/gkHGyP0asN3yXbvSxadxeFYeiyX3/yFRLLfsDNJ2LA0 EV5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=ZbKsTEXQ06nZKi8eEHm/YLTPz1FZJoAUmXN9IUI475U=; fh=e0RlLHzlztEJgFr1G5iUAfmLhro7zrN0SmKLmnTwLIM=; b=wHeWzz9d8QCUDH8rQ0f6SZbvFhGnCGpt7ZsOLrVPWGCOPYUJz1Gp+y2QuxTlccrX/m w1tFeOBMxHXd99h9ZeQYcbZCAjf+bjOhrjunnwmyyJmeiN9LDclH53yGTlJyKCTns2FZ aw8jv+uaEXsDeVgiK139vcbl7NPc77iChb29l0h8yL6ZTEOplCXNaT1DMyiNXdM3ckLP s/DIyIIusq/qJAHMlpEs52ZLsi3mt7AOzgre4/GC5+yFTAmwVLl6r+L1R63BhfyXWAGM yaUAePHfxmqDPpzEHrqjffDajpi55M+5gwW1nFhlRL4C289tmWbEk4adtFVfWyEEPpfd 00YA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=t9Z4k6S6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:8 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from fry.vger.email (fry.vger.email. [2620:137:e000::3:8]) by mx.google.com with ESMTPS id oa18-20020a17090b1bd200b00274e16f797csi661592pjb.20.2023.10.31.01.36.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Oct 2023 01:36:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:8 as permitted sender) client-ip=2620:137:e000::3:8; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=t9Z4k6S6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:8 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by fry.vger.email (Postfix) with ESMTP id 222DA80C7742; Tue, 31 Oct 2023 01:35:43 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at fry.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235016AbjJaIfV (ORCPT + 99 others); Tue, 31 Oct 2023 04:35:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56758 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233766AbjJaIeN (ORCPT ); Tue, 31 Oct 2023 04:34:13 -0400 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 455F1D8; Tue, 31 Oct 2023 01:34:10 -0700 (PDT) X-UUID: 3df7301077c811ee8051498923ad61e6-20231031 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=ZbKsTEXQ06nZKi8eEHm/YLTPz1FZJoAUmXN9IUI475U=; b=t9Z4k6S6z4NcTnwgpmRgSbRzx+fp8zMUK1jeXuC4oG4NXi5aXWKJXhssKzSATajNO23Uq2II8/2yLu+fGjRrmMnRgoGXYY5AP7FknYQ4VySBlsN8MVtnEyiNAYwrUexfyIWG01Mwtd0ZS4lIKMs3nL7RMZxs3OBWDYGKU3wBal8=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.33,REQID:facf2237-a32b-472c-8730-78ffbfc38d5a,IP:0,U RL:25,TC:0,Content:-5,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTIO N:release,TS:20 X-CID-META: VersionHash:364b77b,CLOUDID:f8db85d7-04a0-4e50-8742-3543eab8cb8e,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:11|1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR: NO,DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULN X-UUID: 3df7301077c811ee8051498923ad61e6-20231031 Received: from mtkmbs14n2.mediatek.inc [(172.21.101.76)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 599038616; Tue, 31 Oct 2023 16:34:01 +0800 Received: from mtkmbs13n1.mediatek.inc (172.21.101.193) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Tue, 31 Oct 2023 16:33:59 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs13n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Tue, 31 Oct 2023 16:33:59 +0800 From: Moudy Ho To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , Mauro Carvalho Chehab , "Matthias Brugger" , AngeloGioacchino Del Regno , Hans Verkuil CC: , , , , , , "Moudy Ho" Subject: [PATCH v9 06/16] dt-bindings: media: mediatek: mdp3: add component FG for MT8195 Date: Tue, 31 Oct 2023 16:33:47 +0800 Message-ID: <20231031083357.13775-7-moudy.ho@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20231031083357.13775-1-moudy.ho@mediatek.com> References: <20231031083357.13775-1-moudy.ho@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-AS-Product-Ver: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-AS-Result: No-10--7.137400-8.000000 X-TMASE-MatchedRID: WbOLpgv9C7boRPKKjGHPUxcqpH7D1rtQ6SXuwUgGH0j3dSKTMI31W4pb wG9fIuITLSHDQi/tZU+OEmLXxEuoAga1NXbjqus0tw+xHnsmQjNr9+Kgn2XgeNzOQo7mTgA+nh1 UwdM1oxT9JuKAnIjCqk6aTm1klXko2HzzjwqZ3wIMH4SsGvRsA3nL427v8Q46C/+dM49Ci+xh4Y /i1VqWIMbdNGd9VfY8gDLqnrRlXra/ZOFeDeXHgN0H8LFZNFG7hqz53n/yPnqb9Yow0VXhKPUiQ nC/6h/Kh8Q22OPxPoy06kQP9uZvTJeZT8XNJIzV X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-TMASE-Result: 10--7.137400-8.000000 X-TMASE-Version: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-SNTS-SMTP: 430FF970D46FAF4C16A7540F95152FE0EAD9C698CFAB9FC8D8B2CC9790004ABD2000:8 X-MTK: N X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Tue, 31 Oct 2023 01:35:43 -0700 (PDT) Add the fundamental hardware configuration of component FG, which is controlled by MDP3 on MT8195. Signed-off-by: Moudy Ho Reviewed-by: AngeloGioacchino Del Regno Reviewed-by: Krzysztof Kozlowski --- .../bindings/media/mediatek,mdp3-fg.yaml | 61 +++++++++++++++++++ 1 file changed, 61 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/mediatek,mdp3-fg.yaml diff --git a/Documentation/devicetree/bindings/media/mediatek,mdp3-fg.yaml b/Documentation/devicetree/bindings/media/mediatek,mdp3-fg.yaml new file mode 100644 index 000000000000..03f31b009085 --- /dev/null +++ b/Documentation/devicetree/bindings/media/mediatek,mdp3-fg.yaml @@ -0,0 +1,61 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/mediatek,mdp3-fg.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek Media Data Path 3 Film Grain + +maintainers: + - Matthias Brugger + - Moudy Ho + +description: + Film Grain (FG) is a Media Data Path 3 (MDP3) component used to add + the film grain according to the AOMedia Video 1 (AV1) standard. + +properties: + compatible: + enum: + - mediatek,mt8195-mdp3-fg + + reg: + maxItems: 1 + + mediatek,gce-client-reg: + description: + The register of display function block to be set by gce. There are 4 arguments, + such as gce node, subsys id, offset and register size. The subsys id that is + mapping to the register of display function blocks is defined in the gce header + include/dt-bindings/gce/-gce.h of each chips. + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + items: + - description: phandle of GCE + - description: GCE subsys id + - description: register offset + - description: register size + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - mediatek,gce-client-reg + - clocks + +additionalProperties: false + +examples: + - | + #include + #include + + display@14002000 { + compatible = "mediatek,mt8195-mdp3-fg"; + reg = <0x14002000 0x1000>; + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x2000 0x1000>; + clocks = <&vppsys0 CLK_VPP0_MDP_FG>; + }; -- 2.18.0