Received: by 2002:a05:7412:f589:b0:e2:908c:2ebd with SMTP id eh9csp136478rdb; Tue, 31 Oct 2023 03:14:41 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEeq0MVE97ZMg4OE6Nel8RkumwGeTWLRZBATB0C9HRqQAI+kh+srEHNdOTjFels/9Un2Ftz X-Received: by 2002:a05:6358:6f14:b0:168:e637:9dfc with SMTP id r20-20020a0563586f1400b00168e6379dfcmr15412004rwn.0.1698747280893; Tue, 31 Oct 2023 03:14:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698747280; cv=none; d=google.com; s=arc-20160816; b=S3Cwl05X/pDRFVirP7AEFz9y/1oOWYsKzlTmQJl21HBvB0jGBZ+lOiYRW010/swd+w Tr9HTbaDdsNnDIzZh6dc60OHa/HF3GtMkjkYU9Eiq30dxEn3qrW/q+n6nHHaPw4abzAO yTTFsHvd5nEykyhGQ2Jn8xfFd4f3qOO4Jlz81K1vzvat2/OQEl8R15dJCZN925am6esl 14wCsrdqdGH31QK7eizmjSps0vuJjhAcmZHBsrEB1OY5wi/KUDq6DGZV3wD+tfSP3qhF fidUn0ijOx5m7Xms5ZIk0c1IHpvgL7GCRAaXdiqqxksAbo/wbQ377v/BEhsZUuaSxo2T Ed4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=byzLKMeAAHk5dCm6+ESFVTku1vWeanzksGXl1erH7do=; fh=UW8/FRJc0nvUXYCUzZN1+2G+wUlNUzZ3Qq5myDGD9eg=; b=XZ/GJegHZHgnVeBUU8bniXAjYJwfDhBIAJuDkZ/Vzie5JaBYhziG6i6LhuKvb0z3+Y JmAC7TWy53UvPEi6XOQY5Q/dkk0qN7fXsv7scp1eqOmROWthCVAFzrQwTT4lZLjqN6B2 q5HvrDuEHCkHjzN2uPEU3QHHR4F4ozDJmA33rPq+JfUJ14ZCxwKRuLEQB+Ep1K/CSsBj 3WMzizWn5RK/SYCTDzc/ADClSjegERVdVpfPgdqiSoP/2D/89aMzn5BF1bdg9lgH50M/ wa2lBTuwIVW+ocXD/Izl6//FzelTxwdtY0bTFUkxflq5Ai5XezvkT3iodcTKFvY8JReB w/eQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=G98PbUC+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from pete.vger.email (pete.vger.email. [2620:137:e000::3:6]) by mx.google.com with ESMTPS id h128-20020a636c86000000b005b96cdc0681si834925pgc.381.2023.10.31.03.14.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Oct 2023 03:14:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) client-ip=2620:137:e000::3:6; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=G98PbUC+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id EC7F28030792; Tue, 31 Oct 2023 03:14:33 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236158AbjJaKOO (ORCPT + 99 others); Tue, 31 Oct 2023 06:14:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47590 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229823AbjJaKON (ORCPT ); Tue, 31 Oct 2023 06:14:13 -0400 Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.93]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C28D2C1; Tue, 31 Oct 2023 03:14:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1698747250; x=1730283250; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=f0hEAVEiqXdezJM2XS/++HMElquqKONtRQZRVnkTLTM=; b=G98PbUC+tlBwFIee0E+ZW2q3n1If5Y9OdROCUAVFNVRXO6J/Olu3p2KE HobbQqpn+ZTnNWTZSzskYyllmFjT2g0EmCYLX3QiYfkkKCzYDaoevdfOk Wgc9Lq0pve+9+iDxGu2ZWHfyevTEHEzVaMj1eTRrcXNdhhLbqHdUT16QW ANXo8RTyYNBTb7vSGUKHVd9J/Mj1ll6ZpyzADkHxroL2p9kwVAa5K/TGj f/twxDBNwKcVlM50z4k/HJMWS4LXtPvJCTtAeaCdJUJg/MUlogg+GhtT+ kQD+PpnR+m4BVZQ38vgIYgcnoY5wu0Z+Wi12HgiKaM1Gk1QGsKdd1Jack g==; X-IronPort-AV: E=McAfee;i="6600,9927,10879"; a="385447560" X-IronPort-AV: E=Sophos;i="6.03,265,1694761200"; d="scan'208";a="385447560" Received: from orsmga005.jf.intel.com ([10.7.209.41]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 31 Oct 2023 03:14:10 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10879"; a="934064633" X-IronPort-AV: E=Sophos;i="6.03,265,1694761200"; d="scan'208";a="934064633" Received: from turnipsi.fi.intel.com (HELO kekkonen.fi.intel.com) ([10.237.72.44]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 31 Oct 2023 03:14:04 -0700 Received: from kekkonen.localdomain (localhost [127.0.0.1]) by kekkonen.fi.intel.com (Postfix) with SMTP id 1561F11F894; Tue, 31 Oct 2023 12:14:02 +0200 (EET) Date: Tue, 31 Oct 2023 10:14:02 +0000 From: Sakari Ailus To: Laurent Pinchart Cc: Tommaso Merciai , martin.hecht@avnet.eu, michael.roeder@avnet.eu, mhecht73@gmail.com, linuxfancy@googlegroups.com, Mauro Carvalho Chehab , Liam Girdwood , Mark Brown , Hans de Goede , Hans Verkuil , Tomi Valkeinen , Marco Felsch , Gerald Loacker , Andy Shevchenko , Daniel Scally , Shawn Tu , Linus Walleij , linux-kernel@vger.kernel.org, linux-media@vger.kernel.org Subject: Re: [PATCH v10 3/3] media: i2c: Add support for alvium camera Message-ID: References: <20231020141354.2500602-1-tomm.merciai@gmail.com> <20231020141354.2500602-4-tomm.merciai@gmail.com> <20231030233809.GD12764@pendragon.ideasonboard.com> <20231031085347.GH12764@pendragon.ideasonboard.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-1.2 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Tue, 31 Oct 2023 03:14:34 -0700 (PDT) Hi Laurent, On Tue, Oct 31, 2023 at 09:07:06AM +0000, Sakari Ailus wrote: > On Tue, Oct 31, 2023 at 10:53:47AM +0200, Laurent Pinchart wrote: > > On Tue, Oct 31, 2023 at 06:34:39AM +0000, Sakari Ailus wrote: > > > On Tue, Oct 31, 2023 at 01:38:09AM +0200, Laurent Pinchart wrote: > > > > On Mon, Oct 30, 2023 at 10:43:47PM +0000, Sakari Ailus wrote: > > > > > On Mon, Oct 30, 2023 at 01:26:58PM +0100, Tommaso Merciai wrote: > > > > > > > > > > ... > > > > > > > > > > > > > +static int alvium_get_host_supp_csi_lanes(struct alvium_dev *alvium) > > > > > > > > +{ > > > > > > > > + u64 val; > > > > > > > > + int ret = 0; > > > > > > > > + > > > > > > > > + alvium_read(alvium, REG_BCRM_CSI2_LANE_COUNT_RW, &val, &ret); > > > > > > > > > > > > > > Missing error checking before the use of the value. The same pattern > > > > > > > remains prevalent throughout the driver. > > > > > > > > > > > > > > I think it'd be easier if you didn't use a temporary variable for reading, > > > > > > > but instead had a register width specific access function. You could even > > > > > > > introduce a helper macro to read this information as I suggested in an > > > > > > > earlier review. > > > > > > > > > > > > oks. > > > > > > We are moving to use the following macros: > > > > > > > > > > > > #define alvium_read_check(alvium, reg, value) \ > > > > > > { \ > > > > > > int ret = alvium_read(alvium, reg, value, NULL); \ > > > > > > if (ret) \ > > > > > > return ret; \ > > > > > > } > > > > > > > > > > > > > > > > You could do something like (entirely untested): > > > > > > > > > > #define ALVIUM_DECLARE_READ(sign, bits) \ > > > > > static int > > > > > alvium_read_ ## sign ## bits(struct alvium_dev *alvium, u32 reg, \ > > > > > sign ## bits *val, int *err) \ > > > > > { \ > > > > > u64 val64; \ > > > > > int ret; \ > > > > > \ > > > > > if (err && *err < 0) \ > > > > > return *err; \ > > > > > \ > > > > > alvium_read(alvium, reg, &val64, &ret); \ > > > > > if (ret < 0) { \ > > > > > if (err) \ > > > > > *err = ret; \ > > > > > return ret; \ > > > > > } \ > > > > > \ > > > > > *val = val64; \ > > > > > \ > > > > > return 0; \ > > > > > } > > > > > > > > > > ALVIUM_DECLARE_READ(u, 32); > > > > > > > > > > And then, e.g. instead of (and failing to check ret): > > > > > > > > > > u64 val; > > > > > > > > > > alvium_read(alvium, REG_BCRM_CONTRAST_VALUE_RW, &val, &ret); > > > > > alvium->dft_contrast = val; > > > > > > > > > > you'd have a single call: > > > > > > > > > > alvium_read_u32(alvium, REG_BCRM_CONTRAST_VALUE_RW, > > > > > &alvium->dft_contrast, &ret); > > > > > > > > > > And so on. > > > > > > > > > > You can drop sign if you don't need signed reads but some of the struct > > > > > fields you're writing something appear to be signed. > > > > > > > > > > It'd be good to check the register size matches with the size of *val, too. > > > > > Maybe something like: > > > > > > > > > > WARN_ON((CCI_REG ## bits(0) && CCI_REG_WIDTH_MASK) >> CCI_REG_WIDTH_SHIFT > > > > > != sizeof(sign ## bits)); > > > > > > > > I think this could actually be automated, and implemented in v4l2-cci. > > > > Something like the following: > > > > > > > > diff --git a/drivers/media/v4l2-core/v4l2-cci.c b/drivers/media/v4l2-core/v4l2-cci.c > > > > index bc2dbec019b0..27f1eaa7777d 100644 > > > > --- a/drivers/media/v4l2-core/v4l2-cci.c > > > > +++ b/drivers/media/v4l2-core/v4l2-cci.c > > > > @@ -16,7 +16,7 @@ > > > > > > > > #include > > > > > > > > -int cci_read(struct regmap *map, u32 reg, u64 *val, int *err) > > > > +int __cci_read(struct regmap *map, u32 reg, void *val, int *err) > > > > { > > > > unsigned int len; > > > > u8 buf[8]; > > > > @@ -37,19 +37,19 @@ int cci_read(struct regmap *map, u32 reg, u64 *val, int *err) > > > > > > > > switch (len) { > > > > case 1: > > > > - *val = buf[0]; > > > > + *(u8 *)val = buf[0]; > > > > break; > > > > case 2: > > > > - *val = get_unaligned_be16(buf); > > > > + *(u16 *)val = get_unaligned_be16(buf); > > > > break; > > > > case 3: > > > > - *val = get_unaligned_be24(buf); > > > > + *(u32 *)val = get_unaligned_be24(buf); > > > > break; > > > > case 4: > > > > - *val = get_unaligned_be32(buf); > > > > + *(u32 *)val = get_unaligned_be32(buf); > > > > break; > > > > case 8: > > > > - *val = get_unaligned_be64(buf); > > > > + *(u64 *)val = get_unaligned_be64(buf); > > > > break; > > > > default: > > > > dev_err(regmap_get_device(map), "Error invalid reg-width %u for reg 0x%04x\n", > > > > @@ -64,7 +64,7 @@ int cci_read(struct regmap *map, u32 reg, u64 *val, int *err) > > > > > > > > return ret; > > > > } > > > > -EXPORT_SYMBOL_GPL(cci_read); > > > > +EXPORT_SYMBOL_GPL(__cci_read); > > > > > > > > int cci_write(struct regmap *map, u32 reg, u64 val, int *err) > > > > { > > > > @@ -119,7 +119,7 @@ int cci_update_bits(struct regmap *map, u32 reg, u64 mask, u64 val, int *err) > > > > u64 readval; > > > > int ret; > > > > > > > > - ret = cci_read(map, reg, &readval, err); > > > > + ret = __cci_read(map, reg, &readval, err); > > > > if (ret) > > > > return ret; > > > > > > > > diff --git a/include/media/v4l2-cci.h b/include/media/v4l2-cci.h > > > > index 0f6803e4b17e..31223ce8d741 100644 > > > > --- a/include/media/v4l2-cci.h > > > > +++ b/include/media/v4l2-cci.h > > > > @@ -7,6 +7,9 @@ > > > > #ifndef _V4L2_CCI_H > > > > #define _V4L2_CCI_H > > > > > > > > +#include > > > > +#include > > > > +#include > > > > #include > > > > > > > > struct i2c_client; > > > > @@ -39,6 +42,8 @@ struct cci_reg_sequence { > > > > #define CCI_REG32(x) ((4 << CCI_REG_WIDTH_SHIFT) | (x)) > > > > #define CCI_REG64(x) ((8 << CCI_REG_WIDTH_SHIFT) | (x)) > > > > > > > > +int __cci_read(struct regmap *map, u32 reg, void *val, int *err); > > > > + > > > > /** > > > > * cci_read() - Read a value from a single CCI register > > > > * > > > > @@ -48,9 +53,17 @@ struct cci_reg_sequence { > > > > * @err: Optional pointer to store errors, if a previous error is set > > > > * then the read will be skipped > > > > * > > > > + * The type of the @val pointer must match the size of the register being read. > > > > + * Mismatches will result in compile-time errors. > > > > + * > > > > * Return: %0 on success or a negative error code on failure. > > > > */ > > > > -int cci_read(struct regmap *map, u32 reg, u64 *val, int *err); > > > > +#define cci_read(map, reg, val, err) ({ \ > > > > + u32 __reg = (reg); \ > > > > + u32 __size = FIELD_GET(CCI_REG_WIDTH_MASK, __reg); \ > > > > + BUILD_BUG_ON(sizeof(*(val)) != roundup_pow_of_two(__size)); \ > > > > + __cci_read(map, __reg, (void *)(val), err); \ > > > > +}) > > > > > > > > /** > > > > * cci_write() - Write a value to a single CCI register > > > > > > > > The change to cci_update_bits() is obviously wrong, I've hacked that to > > > > compile-test the rest with the drivers using cci_read(), and I get nice > > > > build-time errors due to usage of the wrong type :-) > > > > > > > > Is this something that would be considered ? Bonus points to anyone who > > > > would fix cci_update_bits() :-) > > > > > > I like the idea of moving this to v4l2-cci. > > > > > > I'd prefer _Generic() based solution as we'd have exact types there instead > > > of just size. E.g. with the above code, reading a value to a long variable > > > would work on some archs but fail on others. > > > > Doesn't _Generic() treat compatible types identically ? > > Ah, it does, indeed. So that doesn't solve the long problem. > > I guess the code will be more compact with just void *, on the expense of > (some) type checking. > > I'm fine with either. You can't check the variable size matches the register width by using a void pointer. That'd be a source for possibly difficult to debug problems: passing a pointer to u8 variable while reading a 64-bit register overwrites seven bytes on the stack outside the variable itself. Let's use _Generic(). -- Regards, Sakari Ailus